



LAYOUT RULES:

- For SERDES_TX and SERDES_RX:
 - The single ended impedance must be 50 ohm, the differential impedance must be 100 ohm.
 - The length must be strictly equal.
 - Place AC coupling CAP near the SMP connectors.
 - No Vias.
- The single ended impedance is controlled to 50 ohm for both the high-speed differential serial and low-speed parallel.
- The FPGA SERDES_RXDQ[7:0] and FPGA_SERDES_RX_CLK, FPGA_SERDES_RXC[4,0] have matched trace lengths to themselves +/- 0.5MIL.
- The FPGA SERDES_TXDQ[7:0] and FPGA_SERDES_TX_CLK, FPGA_SERDES_TXC[4,0] have matched trace lengths to themselves +/- 0.5MIL.
- In addition to the decoupling capacitor, other chips are as far away from the TLK3131 as possible.


Parallel Data




Global Signals



MDIO



JTAG



REF CLOCK

