

7.5.1.1.1 IDX  
 The IDX pin configures the control interface to one of two possible device addresses—either the 1.8-V or 3.3-V referenced I<sup>2</sup>C address. A pullup resistor and a pulldown resistor must be used to set the appropriate voltage on the IDX input pin (see B (1)). The IDX resistor divider must be referred to Pin #25 (after the ferrite filter on the DS90B935-Q1 pin side).

表 9. IDX Configuration Setting

IDX	V <sub>INDEX</sub> VOLTAGE RANGE			SUGGESTED STRAP RESISTORS (1% TOL)	I <sup>2</sup> C 6-BIT ADDRESS	I <sup>2</sup> C 7-BIT ADDRESS	V <sub>DD</sub> (DC IO VOLTAGE)	
	RATIO MIN	RATIO TYP	RATIO MAX					
1	0	0	0.131 x	0	Open	40-2	D18	1.8 V
2	0.178 x	0.214 x	0.258 x	0.388	180	47-8	D19	1.8 V
3	0.537 x	0.654 x	0.891 x	1.015	82-5	102	D19	3.3 V
4	0.682 x	0.879 x	0.756 x	1.223	68-1	137	D19	3.3 V

7.4.2 MODE  
 The DS90B935-Q1 can operate in one of four different modes. The user can apply the bias voltage to the MODE pin during power up to operate in Default mode. To set this voltage, a potential divider between VDDPLL and GND is used to apply the appropriate bias. This potential divider should be referenced to the potential on the VDDC pin. After power up, the MODE can be read or changed through register access.







表 8. Strap Configuration Mode Select

MODE SELECT	MODE	NAME	V <sub>INDEX</sub> VOLTAGE RANGE	RATIO MIN	RATIO TYP	RATIO MAX	V <sub>INDEX</sub> STRAP VOLTAGE	SUGGESTED STRAP RESISTORS (1% TOL)	DESCRIPTION	
0	Synchronous		0	0	0.131 x	V <sub>DDC</sub>	0	OPEN	IO CS1.2 Synchronous mode - FFD Link II Clock reference derived from deserializer	
2	Non-Synchronous External Clock		0.208 x	0.320 x	0.387 x	V <sub>DDC</sub>	0.586	75	35.7	IO CS1.2 Non-synchronous clock - FFD Link II Clock reference derived from external clock reference input on CLKIN pin
3	Non-Synchronous Internal Clock		0.812 x	0.643 x	0.674 x	V <sub>DDC</sub>	0.792	71.5	56.2	IO CS1.2 Non-synchronous - FFD Link II Clock reference derived from internal ACN clock
5 <sup>(1)</sup>	DVP Mode		0.642 x	0.673 x	0.704 x	V <sub>DDC</sub>	1.262	39.2	79.7	DVP with External clock

(1) The DS90B934-Q1 and DS90B934A-Q1 deserializers also contain a Mode pin (Z1). However, the mode pin on the deserializer determines the expected data format: RAW10, RAW12 LF, or RAW12 HF. Note that RAW12 LF is not supported on the DS90B935-Q1.


Rev	<Rev>
Doc	Document Number
Ab	<Ab>
Rev	Rev. 0, March 01, 2011

D



PIN33 is NC at OV13855 Module side.  
The LDO of RGB\_VCM\_ZV8\_EN should be disable at default



C



B

A

File	<File>
Doc	<Doc>
Ab	<Ab>
Date	Monday, March 01, 2021 10:00 AM Page 2 of 2



File	<File>
Doc	<Doc>
Doc Number	<Doc>
Date	Monday, March 01, 2021 Page 3 of 4





表 2. Strap Configuration Mode Select


MODE NO.	V <sub>DD18</sub> VOLTAGE RANGE			V <sub>DD18</sub> STRAP VOLTAGE (V)	SUGGESTED STRAP RESISTORS (1% TOL)		RX MODE
	V <sub>MIN</sub>	V <sub>TRIP</sub>	V <sub>MAX</sub>		R <sub>POH</sub> (kΩ)	R <sub>LOW</sub> (kΩ)	
0	0	0	0.131 × V <sub>DD18</sub>	0	OPEN	0.0	C93.2 non-synchronous back channel
1	0.179 × V <sub>DD18</sub>	0.213 × V <sub>DD18</sub>	0.247 × V <sub>DD18</sub>	0.334	88.7	23.2	RAW12 LF
2	0.296 × V <sub>DD18</sub>	0.330 × V <sub>DD18</sub>	0.362 × V <sub>DD18</sub>	0.562	39.2	39.7	RAW12 HF
3	0.412 × V <sub>DD18</sub>	0.443 × V <sub>DD18</sub>	0.474 × V <sub>DD18</sub>	0.792	71.5	66.2	RAW10
4	0.525 × V <sub>DD18</sub>	0.559 × V <sub>DD18</sub>	0.592 × V <sub>DD18</sub>	1.202	39.2	78.7	RAW10
5	0.642 × V <sub>DD18</sub>	0.673 × V <sub>DD18</sub>	0.704 × V <sub>DD18</sub>	1.420	25.5	97.2	RAW10
6	0.761 × V <sub>DD18</sub>	0.792 × V <sub>DD18</sub>	0.823 × V <sub>DD18</sub>	1.800	19.7	97.6	C93.2 synchronous back channel
7	0.876 × V <sub>DD18</sub>	V <sub>DD18</sub>	V <sub>DD18</sub>	1.8	10.0	OPEN	

The strapped values can be viewed and modified in the following locations:

- RX Mode - Port Configuration FPD3\_MODE (Register 0x60[1:0])
- Clock Mode - Device Status and CSI\_PLL\_CTL (Register bits 0x04[4] and 0x1F[3])

表 15. Serial Control Bus Addresses for IDX

NO.	V <sub>DD18</sub> VOLTAGE RANGE			V <sub>DD18</sub> TARGET VOLTAGE (V); V <sub>DD18</sub> ≈ 1.80V	SUGGESTED STRAP RESISTORS (1% TOL)		PRIMARY ASSIGNED I2C ADDRESS	
	V <sub>MIN</sub>	V <sub>TRIP</sub>	V <sub>MAX</sub>		R <sub>POH</sub> (kΩ)	R <sub>LOW</sub> (kΩ)	7-BIT ADDRESS	8-BIT ADDRESS
0	0	0	0.131 × V <sub>DD18</sub>	0	OPEN	10.0	0x30	0x60
1	0.179 × V <sub>DD18</sub>	0.213 × V <sub>DD18</sub>	0.247 × V <sub>DD18</sub>	0.374	88.7	23.2	0x32	0x64
2	0.296 × V <sub>DD18</sub>	0.330 × V <sub>DD18</sub>	0.362 × V <sub>DD18</sub>	0.562	75.0	35.7	0x34	0x68
3	0.412 × V <sub>DD18</sub>	0.443 × V <sub>DD18</sub>	0.474 × V <sub>DD18</sub>	0.792	71.5	66.2	0x36	0x6C
4	0.525 × V <sub>DD18</sub>	0.559 × V <sub>DD18</sub>	0.592 × V <sub>DD18</sub>	0.995	78.7	97.6	0x38	0x70
5	0.642 × V <sub>DD18</sub>	0.673 × V <sub>DD18</sub>	0.704 × V <sub>DD18</sub>	1.202	39.2	78.7	0x3A	0x74
6	0.761 × V <sub>DD18</sub>	0.792 × V <sub>DD18</sub>	0.823 × V <sub>DD18</sub>	1.420	25.5	97.3	0x3C	0x78
7	0.876 × V <sub>DD18</sub>	V <sub>DD18</sub>	V <sub>DD18</sub>	1.8	10.0	OPEN	0x3D	0x7A



TO HOST CONNECTOR

File	<File>
Doc	<Document Number>
Ab	<Doc>
Date	Monday, March 01, 2001 Page 6 of 6