

Operational Amplifier Stability
Part 5 of 15: Real World Design of a Single Supply Buffer Circuit
By Tim Green

Strategic Development Engineer, Burr-Brown Products from Texas Instruments

Part 5 of this series will focus on a “Real World” application where our tricks and rules-of-thumb learned up until now will pay off in helping us easily stabilize an otherwise complicated circuit. We will design a universal single supply buffer amplifier (to buffer a 2.1V to 4.1V reference) capable of operating *linearly* from a single 5V supply, providing high output current (>13mA) and swinging to within 0.4 volts of the rail over an operating temperature range of -40°C to +125°C. Although this circuit may be used for many applications, a brief history of what spurred this design will be presented and why no off-the-shelf circuit could be found to do the job. The synthesis techniques used here to develop the component networks to provide a stable circuit will prove useful for many op amp applications.

Background:

A common application of the Wheatstone Bridge Sensor in the real world is pressure measurement. Many of these pressure sensors have a dominant second order nonlinearity with applied pressure as shown in Fig. 5.1.




Fig. 5.1: Typical Real World Sensor Output vs. Applied Pressure

In addition to the nonlinearity with applied pressure many pressure sensors have nonlinearities of their span and offset over temperature. A modern way to calibrate these errors out is to build the electronics in with the pressure sensor and then to digitally calibrate the electronics and pressure sensor together as a module over temperature. One type of IC suited for this is the PGA309 from Burr-Brown Products from Texas Instruments as shown in Fig. 5.2. This voltage output, digitally calibrated sensor signal conditioning IC contains an analog sensor linearization circuit which uses a portion of the output voltage fed back to the sensor voltage excitation pin to linearize a second order nonlinearity with a 20:1 improvement. Therefore, the V_{EXC} pin will adjust its voltage with applied pressure to the sensor. The one limitation with this circuitry is that its sensor excitation pin, V_{EXC} , is limited to a maximum current output of 5mA over temperature. Herein lies our dilemma – how to excite sensors with an impedance which requires more than 5mA.




Fig. 5.2: Modern Digitally Calibrated Sensor Signal Conditioner

Design Requirements:

The key design requirements are detailed in Fig. 5.3. We wish to operate from a 5V supply with a 10% tolerance. We will need a unity gain buffer since we do not want to introduce any error in the linearization loop circuitry of the PGA309. Since the PGA309 has a wide programmability range for the V_{EXC} pin we will need to accommodate a voltage range of 2.1V to 4.1V. Our minimum sensor resistance is 300 Ω . So for a maximum output of 4.1V we need to provide at least 13.6mA. The PGA309 Linearization Circuit loop has about a 35kHz bandwidth. Because of the way the loop gets closed we will need our buffer to have a bandwidth at least equal to or greater than the Linearization Loop Circuit. We will choose 100kHz small signal closed loop bandwidth as our target. A 1V/ μ s slew rate for large signal response will be sufficient for the sensor applications we are interested in. The design must operate reliably over the temperature range of -40°C to +125°C. Since we do not want to add any extra errors in the final application due to our buffer we will need a circuit which does not exhibit any crossover distortion within the common mode input range of the op amp. This issue we will look at briefly since it is a problem for almost all CMOS single supply Rail-to-Rail Input (RRI) op amps.

Requirements:

- Single Supply ($4.5V < V_S < 5.5V$)
- Unity Gain Buffer
- $V_{IN} = 2.1V$ to 4.1V
- $R_L = 300\Omega$ to 820 Ω
- $I_{OUT\ MAX} = 13.6mA \hat{a} (4.1V / 300\Omega)$
- Small Signal Bandwidth 100kHz
- Large Signal Slew Rate 1V/ μ s
- -40°C < Operating Temperature < +125°C
- No crossover distortion in CM range of Op Amp Input

Fig. 5.3: Single Supply, High Current Buffer Requirements

The traditional approach for RRI op amps uses N-Channel and P-Channel MOSFETs in parallel to achieve swing beyond the rails. The problem is that there is a transition zone where both pairs of transistors are on as shown in Fig. 5.4. The PSR, CMR, offset voltage, and offset drift are different from normal in this region. The modern approach uses a patent-pending, low-noise charge pump to eliminate the need for the parallel P-Channel and N-Channel MOSFETs used in the traditional approach. Thus, the transition zone where the offset is disturbed is eliminated. OPA363 and OPA364 have Linear Offset over the entire common-mode range. The typical curves shown above are for a 1.8V supply and the changes and nonlinearities of V_{OS} with Common-Mode Voltage get worse as the supply voltage increases to +5V. So for best linearity with common mode input voltage we will use the OPA364.




Fig. 5.4: Single Supply, RRI Op Amp V_{OS} vs Common Mode Input

Some key specifications for the OPA364 are shown in Fig. 5.5.

OPA364 RRIO Op Amp

- Supply: 1.8V to 5.5V
- Temp Range: -40C to +125C
- Common Mode Voltage Range:
(V-)-0.1V to (V+)+0.1V
- Slew Rate: 5V/ μ s
- Gain Bandwidth: 7MHz




Fig. 5.5: OPA364 Key Specifications

Design Topology:

Since we know we have very little voltage headroom to work with let's use a bipolar transistor instead of a MOSFET since the V_{be} of a bipolar should be around 0.65V whereas a MOSFET gate-source voltage might be 2V or more. Furthermore, let's use an emitter-follower configuration as shown in the slide above Fig. 5.6. As shown in Fig. 5.6 we will not make it using the emitter-follower configuration since we run out of voltage headroom at any temperature with the worst case at -40C as depicted in this slide.





Fig. 5.6: Use Emitter Follower? – Easy to Stabilize!

Let's keep the bipolar transistor since we still have little voltage headroom to work with. But let's change the transistor to a PNP type as shown in Fig 5.7. Now as we look at this topology shown in Fig. 5.7 it looks a little bit strange. At first glance we might say it looks like positive feedback is used and oscillation is imminent! However, on closer inspection we see that we actually get a phase inversion of 180 degrees through T1. Intuitively we see that as the output of U1 goes low, more base current is driven through T1's base and this causes more current to flow in T1's collector and through the load RL. This then causes VOUT to increase. So a decrease in the output of U1 causes an increase in VOUT. Because of this inversion our topology will use the minus input of U1 as its input and the plus input of U1 as the feedback point.

We will add R1 as a means of limiting the maximum transient or DC current the OPA364 needs to handle during startup or transient conditions. R1 will also isolate the output of the op amp from the parasitic capacitances of transistor T1 and provide one place to easily add stability networks in if we need them.



Choose PNP transistor for close swing to the rail and high current
 Requires feedback into OP Amp +input due to phase inversion through transistor
 Choose OPA364 for no CM crossover distortion

Assume VOA min = 0.1V

Choose R1 to limit the maximum Ib into OPA364 Output

Ib max = 4.7V / 500 oms = 9.4mA: a reasonable value

R1 also provides "isolation" between VOA and T1 base

R1 will also allow us a potential place for stability networks to be added

Fig. 5.7: Basic Buffer Amplifier Topology

A few key parameters we will need regarding T1, a 2N3906 PNP transistor, are detailed in Fig. 5.8.


ON CHARACTERISTICS

h _{FE}	DC Current Gain *	I _C = 0.1 mA, V _{CE} = 1.0 V	60		
		I _C = 1.0 mA, V _{CE} = 1.0 V	80		
		I _C = 10 mA, V _{CE} = 1.0 V	100	300	
		I _C = 50 mA, V _{CE} = 1.0 V	60		
		I _C = 100 mA, V _{CE} = 1.0 V	30		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	I _C = 10 mA, I _B = 1.0 mA		0.25	V
		I _C = 50 mA, I _B = 5.0 mA		0.4	V
V _{BE(sat)}	Base-Emitter Saturation Voltage	I _C = 10 mA, I _B = 1.0 mA	0.65	0.85	V
		I _C = 50 mA, I _B = 5.0 mA		0.95	V

Fig. 5.8: T1, 2N3906, Key Parameters

1/β Analysis:

Our stability analysis of our buffer circuit will start by computing the DC 1/β term as detailed in Fig. 5.9. Assume that T1 has a current gain of $h_{fe} = 200$. Our 300Ω load requires 13.67mA at 4.1V out from our buffer circuit. This implies that the base current in T1 will need to be 68.35μA. Assume a 0.7V V_{be} drop on T1 and we see that VOA will need to be 4.2658V to provide the necessary base current in T1. As shown in Fig. 5.9 this would imply that a 0.0342V change at the output of the OPA364 will cause 13.67mA to flow in R_L . Therefore, we can calculate a voltage related β term for this circuit which is computed to be 119.88. For DC 1/β this implies a -41.5dB value. For most op amp circuits 1/β is normally a positive number but the techniques we have developed are still valid and will allow us to analyze this topology. By adding gain in the feedback path of the op amp circuit we are creating a negative 1/β value. We know there are parasitic capacitances in the transistor T1 which we guess would add some high frequency poles in the feedback path and therefore zeros in the 1/β plot. However, it is not readily apparent from the data sheet of the device, or after a long discussion with a veteran IC designer how to easily determine how these capacitances reflect in our loop analysis. So we will get the manufacturer's SPICE transistor model and use Tina SPICE to show us where they are located.



We know there is some high frequency roll-off somewhere (due to parasitic capacitances of T1) but not sure about where?

Fig. 5.9: What is DC 1/β?

Our Tina SPICE circuit to find the suspected high frequency pole in our buffer circuit is shown in Fig. 5.10. Note that we apply a DC voltage, V1, which set to our DC operating point such that transistor T1 is biased near its real world operating point. This ensures we obtain the proper AC analysis results.




Fig. 5.10: “Where is the High Frequency Pole?” Circuit

The results of our simulation for finding the high frequency pole are shown in Fig. 5.11. We notice that the DC $1/\beta$ for $R_L = 300$ ohms is -30.89dB . We had predicted with our first order analysis -41.5dB . The simulated results, as with the real world results, will depend upon the actual transistor used. For $R_L = 820$ ohms simulation shows DC $1/\beta$ to be -39.6dB . We do expect β increase ($1/\beta$ to decrease) as the load increases. V_{OUT} remains constant but as the load increases I_{OUT} becomes less and therefore the base current becomes less and ΔV_{OA} becomes less. This means $V_{OUT} / \Delta V_{OA}$ will become larger making β a larger number and $1/\beta$ a smaller number (more negative dB magnitude!). We see the high frequency pole is at about 736kHz . For ease of our first order analysis we will use DC $1/\beta$ to be -40dB and the high frequency pole to be 1MHz . From our first order rate-of-closure criteria for stability we see that our current buffer circuit IS NOT STABLE (40dB/Decade rate-of-closure at f_{cl})!!




Fig. 5.11: Found the High Frequency Pole!

As a quick check on our unstable prediction we run a Tina Transient analysis, similar to our real world stability test, on our existing buffer circuit as shown in Fig. 5.12 and find it is more than happy to oscillate as shown in Fig. 5.13!




Fig. 5.12: Transient Analysis Circuit – Buffer Topology w/o Compensation




Fig. 5.13: Transient Analysis Results – Buffer Topology w/o Compensation

Our Buffer Topology w/o Compensation was built in the lab and the results of a 100Hz square wave excitation are shown in Fig. 5.14. Now we have “closed the loop” by predicting an unstable circuit from first order analysis, then Tina SPICE simulation, and finally proving in the real world that the circuit is, as predicted, UNSTABLE. The exact frequency of oscillation is not identical to our SPICE simulation since a substitute transistor was used for T1 and if a 2N3906 was available in the lab it would not have had the exact parameters that the 2N3906 SPICE model had.




Fig. 5.14: “Real World” Transient Stability Test Results – Buffer Topology w/o Compensation

To proceed further with our first order stability analysis we will need the Aol curve for the OPA364 from the data sheet as shown in Fig 5.15.




Fig. 5.15: OPA364 Data Sheet Aol Curve

In Fig. 5.16 we analyze our Buffer Topology w/o Compensation and propose a solution using two feedback paths. Our Aol curve is from the manufacturer's data sheet (see Fig. 5.15). The curve labeled "1/Beta w/no compensation" is the result of our DC Beta analysis and our Tina SPICE run to find the high frequency pole. Now using our decade rules of thumb let's modify FB#1 which is the existing feedback of our buffer circuit. We observe that we want to get a 20dB/decade rate-of-closure at fcl. It is a long way to go from -40dB to 0dB so we will take it a decade in magnitude at a time which will step us also up in frequency as shown in Fig. 5.16. Once we hit 1MHz in the FB#1 plot we will need to add in the high frequency pole due to the transistor capacitive parasitics (from the 1/Beta w/no compensation Curve). We have done all we can to FB#1 but notice that it intersects with Aol at a 40dB/decade rate-of-closure. Now we will add a second feedback path, FB#2. If we can add it into our buffer circuit as shown in this slide we see that it will dominate at frequencies above 1MHz and the net 1/β plot intersects the Aol curve at a 20dB/decade rate-of-closure!!




Fig. 5.16: First Order Analysis: Aol & 1/β Plots

It may be easier for us to synthesize our desired $1/\beta$ plots into components if we convert them to β plots. That way as we “walk around” our buffer circuit in the feedback loop it may be easier to see where to add the desired poles and zeros. As shown in Fig. 5.17 we use our knowledge of the reciprocal nature of β and $1/\beta$ to plot β curves easily. In FB#2 we will need to add fz3. In FB#1 we will need to add fz1, fp2, fz2. fp0 already exists due to the parasitic capacitances of the transistor T1.





Fig. 5.17: Plot β^+ from $1/\beta^+$ and β^- from $1/\beta^-$

As we look at Fig. 5.18 we first look around FB#1 to see where we can easily add fz1, fp2, fz2. Since fz1 is a pole in our walk around the loop from a β^+ view we can put it easily in by adding C2 and using it with the existing R1. fp2, a zero in our β^+ view, can be added with a resistor, R3, in series with C2. And fz2, a pole in the β^+ view, is added a capacitor, CL, in parallel with the load resistor RL. CL will actually serve a great dual role. As well as helping to provide stability for our loop it will act as a local high frequency bypass for the resistive bridge load, represented here by RL. FB#2 requires us to add fz3, a pole in the β^- view. This is accomplished by adding a feedback capacitor, C1, and an input resistor, R2. For completeness we should consider if we need to include the effects of RO, the op amp open loop output resistance in our computations for β and $1/\beta$. RO for the OPA364 is 160 ohms. With regards to FB#2 VOA is the midpoint between RO and the input to the base of T1 which looks like a large impedance. With regards to FB#1 the RO is in series with R1, 500 ohms and therefore is not a major error contribution for our first order analysis. So for this circuit we can neglect the effects of RO for our first order analysis and check if we are close through the use of our Tina SPICE simulation.



FB#1 (1/b+):
 $fz1 = 1 / (2 \cdot \pi \cdot R1 \cdot C2)$
 $fz1 = 1\text{kHz}$
(Pole in $\beta+$ Plot)

$fp2 = 1 / (2 \cdot \pi \cdot R3 \cdot C2)$
 $fp2 = 10\text{kHz}$
(Zero in $\beta+$ Plot)

$fz2 = 1 / (2 \cdot \pi \cdot RL \cdot CL)$
 $fz2 = 100\text{kHz}$
(Pole in $\beta+$ Plot)

FB#2 (1/b-):
 $fz3 = 1 / (2 \cdot \pi \cdot R2 \cdot C1)$
 $fz3 = 100\text{kHz}$
(Pole in $\beta-$ Plot)

From our Loop Stability Tricks and Rules-Of-Thumb:

Look at FB#1 (1/b+) and FB#2 (1/b-) and add poles and zeros where our desired 1/β breakpoints are. Often this is easier to do from a β+ and β- plot.

Remember a smaller $V_{FB} \Rightarrow$ Smaller $\beta \Rightarrow$ Larger $1/\beta$

Fig. 5.18: Synthesizing Poles and Zeros for Stability

Side Note on CMOS Amplifiers & Aol:

A side note about Aol and CMOS amplifiers. As the load on a CMOS amplifier output increases (lower value of load resistance) the DC portion of its Aol Curve becomes lower in value. For the OPA364 circuit in Fig. 5.19 we see a load on VOUT of 2Meg ohms. The resultant Tina SPICE simulation for Aol with this load is shown in Fig. 5.20. We notice that the DC Aol value in Fig. 5.20 extends to about 118dB at 10Hz which does not match the data sheet Aol curve in Fig. 5.15 .




Fig. 5.19: OPA364 Aol Test Circuit w/Load = 2MΩ




Fig. 5.20: OPA364 AoI w/Load = 2MΩ

The circuit shown in Fig. 5.21 loads the output of the OPA364 with 10kΩ. This is the load specified in the AoI Curve from the OPA364 data sheet. The results of our Tina SPICE simulation for the OPA364 loaded with 10kΩ ohms (Fig. 5.22) agrees with the data sheet AoI Curve. Therefore, our unloaded OPA364 AoI Curve, which shows up in our Tina SPICE analysis of our single supply buffer, is also accurate. This OPA364 SPICE model accurately models what the OPA364 CMOS amplifier does in the real world with respect to AoI changes at low frequency with change in output loading.




Fig. 5.21: OPA364 AoI Test Circuit w/Load = 10KΩ (Data Sheet AoI Curve)




Fig. 5.22: OPA364 Aol w/Load = 10kΩ (Data Sheet Aol Curve)

Final Buffer Analysis:

Now we will use the circuit in Fig. 5.23 to perform a Tina SPICE analysis of our compensated buffer amplifier circuit. With one Tina SPICE AC Analysis Run we can generate all curves of interest as indicated by the equations detailed in Fig. 5.23.




Fig. 5.23: Complete AC Analysis Circuit

In Fig. 5.24 we see the OPA364 Aol curve and the $1/\beta+$ plot, $1/\beta-$ plot, and $1/\beta$ plot. Notice that our $1/\beta$ plot is as we predicted, the lower in gain between $1/\beta+$ and $1/\beta-$ at any given frequency. Also note that when compared to our first order analysis these Tina SPICE simulation curves match what we predicted!




Fig. 5.24: Aol, $1/\beta+$, $1/\beta-$, and $1/\beta$ Plots

So for a detailed look at our stability picture we will use Loop Gain magnitude and phase plots (see Fig. 5.25) from our Tina SPICE simulation to accurately see how we did on synthesizing a stable unity gain buffer circuit. One of our goals was to keep phase margin from dipping to less than 45 degrees at frequencies less than f_{cl} . We did well with a little dip around 300kHz to less than 45 degrees with increasing phase margin from there on out in frequency.




Fig. 5.25: Loop Gain ($A_{ol}\beta$) Magnitude & Phase Plots

The circuit in Fig. 5.26 will be used to predict and then simulate the AC closed loop transfer function of V_{OUT}/V_{IN} .





Fig. 5.26: V_{OUT}/V_{IN} AC Response Circuit

To our First order analysis plots of A_{ol} , $1/\beta+$, $1/\beta-$, and $1/\beta$ we will add a predicted V_{OUT}/V_{IN} curve for closed loop AC response (see Fig. 5.27). From DC to f_{px} U1, the OPA364, acts as an error amplifier with an integrator function such that it forces V_{OUT} to match V_{IN} . At f_{px} the integrator is forced to a gain of 1 since $X_{C1}/R2 = 1$. From f_{px} to f_{py} V_{OUT}/V_{IN} continues down at -20dB/decade due to $X_{C1}/R2$. At f_{py} V_{OUT}/V_{IN} follows the A_{ol} curve on down since there is no loop gain ($A_{olb}=0$) left to correct for errors.



DC to f_{px} :
 OPA364 acts as error amp with integrator function.
 $V_{OUT}/V_{IN} = 0\text{dB}$

At f_{px} :
 $X_{C1}/R2 = 1$

f_{px} to f_{py} :
 V_{OUT}/V_{IN} continues down @ -20db/decade due to $X_{C1}/R2$.

> f_{py} :
 V_{OUT}/V_{IN} follows down A_{ol} curve since no loop gain left to correct for errors ($A_{olb}=0$).

Fig. 5.27: First Order V_{OUT} / V_{IN} Analysis

The Tina SPICE simulation results for V_{OUT}/V_{IN} are shown in Fig. 5.28 and are shown to be as we predicted from our first order analysis. We also note that we have achieved our initial goal of a 100kHz small signal bandwidth for our buffer amplifier circuit.




Fig. 5.28: V_{OUT} / V_{IN} SPICE Simulation Results

Now let's run a transient analysis test in Tina SPICE to look for overshoot and ringing based on our real world stability test. The circuit for this is shown in Fig. 5.29.




Fig. 5.29: Transient Stability Test Circuit

The results in Fig. 5.30, from our Tina SPICE Transient Analysis, show that VOUT exhibits no excessive overshoot or ringing which is what we would predict from our Loop Stability analysis. In addition we monitored the current into and out of the OPA364 for these rapid step changes of 200mV from 4V to 4.2V and back again. There are no excessive current spikes and we can expect a well behaved, robust, stable, real world, unity gain, buffer amplifier circuit now.




Fig. 5.30: Transient Stability Test SPICE Results

But wait that's not all. We added the stability networks to our real world lab circuit and ran a transient stability test on it with the results shown in Fig. 5.31. Sweet success! We have proven our buffer amplifier circuit is stable from first order analysis to Tina SPICE simulation and finally to the real world stability test. Our analytical and synthesis techniques have been proven to work effectively resulting in a stable, reliable, single supply, high current buffer amplifier circuit.





Fig. 5.31: "Real World" Transient Stability Test Results – Buffer Topology w/Compensation