


Stability – 1


TI Precision Labs – Op Amps




Op Amp Stability Issue



Desired





Measured




Simplified Cause of Op Amp Stability Issues

Issues happen because of too much delay from output to feedback!




Delay Happens in Many Circuits




Circuits with Possible Stability Issues

Output Capacitive Loads


Reference Buffers



Cable/Shield Drive




MOSFET Gate Drive




Input Capacitance and Large Value Resistors


Transimpedance Amplifiers



Large Value Resistors for Low-Power Circuits




Transient Suppression



Identify Stability Issues in the Lab

- Suggested Tools:
 - Oscilloscope
 - Signal Generator
- Other Useful Tools:
 - Gain / Phase Analyzer
 - Network / Spectrum Analyzer




Identify Stability Issues in the Lab

- Oscilloscope – Time Domain Analysis:

- Oscillations
- Overshoot and Ringing
- Unstable DC Voltages
- High Distortion



Output Response to Step Input



Output Response to Square Wave Input





Sustained Output Oscillation with DC Input




Identify Stability Issues in the Lab


- Gain / Phase Analyzer - Frequency Domain:
 - Peaking, Unexpected Gains, Rapid Phase Shifts



Solving Op Amp Stability Issues



Bode Plots – Pole



$$G_{v/v} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{G_{\text{dc}}}{i\left(\frac{f}{f_p}\right) + 1} \quad \text{As a complex number}$$


$$G_{v/v} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{G_{\text{dc}}}{\sqrt{\left(\frac{f}{f_p}\right)^2 + 1}} \quad \text{Magnitude}$$

$$\Theta = -\tan^{-1}\left(\frac{f}{f_p}\right) \quad \text{Phase}$$

$$G_{\text{dB}} = 20\text{Log}(G_{v/v}) \quad \text{Magnitude in dB}$$

- Pole Location = f_p (Cutoff Freq)
- Magnitude ($f < f_p$) = G_{dc} (e.g. 100dB)
- Magnitude ($f = f_p$) = -3dB
- Magnitude ($f > f_p$) = -20dB/Decade
- Phase ($f = f_p$) = -45°
- Phase ($0.1f_p < f < 10f_p$) = $-45^\circ/\text{Decade}$
- Phase ($f > 10f_p$) = -90°
- Phase ($f < 0.1f_p$) = 0°

Bode Plots – Zero



$$G_{v/v} = \frac{V_{out}}{V_{in}} = G_{dc} \left[i \left(\frac{f}{f_z} \right) + 1 \right] \quad \text{As a complex number}$$




$$G_{v/v} = \frac{V_{out}}{V_{in}} = G_{dc} \sqrt{\left(\frac{f}{f_z} \right)^2 + 1} \quad \text{Magnitude}$$

$$\theta = \tan^{-1} \left(\frac{f}{f_z} \right) \quad \text{Phase}$$


$$G_{dB} = 20 \text{Log}(G_{v/v}) \quad \text{Magnitude in dB}$$

- Zero Location = f_z
- Magnitude ($f < f_z$) = 0dB
- Magnitude ($f = f_z$) = +3dB
- Magnitude ($f > f_z$) = +20dB/Decade
- Phase ($f = f_z$) = +45°
- Phase ($0.1f_z < f < 10f_z$) = +45°/Decade
- Phase ($f > 10f_z$) = +90°
- Phase ($f < 0.1f_z$) = 0°

Op Amp Open Loop Model



Op Amp Closed Loop Model



A_{ol} = Open loop Gain

$$\beta = \text{Feedback Factor} = \frac{V_{fb}}{V_{out}} = \frac{R_1}{R_1 + R_f}$$

$$A_{cl} = \text{Closed Loop Gain} = \frac{A_{ol}}{1 + A_{ol}\beta}$$

$A_{ol}\beta$ = Loop Gain

$$A_{cl} = \lim_{A_{ol}\beta \rightarrow \infty} \left(\frac{A_{ol}}{1 + A_{ol}\beta} \right) = \frac{1}{\beta} = 1 + \frac{R_f}{R_1}$$

When is an Amplifier Unstable?

$$A_{CL} = \frac{A_{OL}}{1 + A_{OL}\beta}$$


- A circuit is unstable when $A_{OL}\beta = -1$
- $A_{OL}\beta = -1$ sets the denominator of $A_{CL} = 0$
- $A_{OL}\beta = -1$ when $A_{OL}\beta(\text{dB}) = 0\text{dB}$ and phase shift($A_{OL}\beta$) = 180°
 - Phase shift is relative to the DC phase

Phase Margin (PM)




How close the system is to a 180° phase shift in $A_{OL}\beta$

- $\text{PM} = \text{Phase}(A_{OL}\beta)$ when $\text{Gain}(A_{OL}\beta) = 0\text{dB}$
- Ex: 10° phase margin = 170° phase shift in $A_{OL}\beta$

$A_{OL}\beta = -1$ when the phase at V_{FB} has shifted 180° relative to V_{in}



Loop Gain Magnitude – $A_{OL}\beta$





Loop gain in dB:

$$20 \log(A_{OL}\beta) = 20 \log(A_{OL}) - 20 \log\left(\frac{1}{\beta}\right)$$


$$A_{OL}\beta(\text{dB}) = A_{OL}(\text{dB}) - \frac{1}{\beta}(\text{dB})$$

Note: $A_{OL}\beta(\text{dB}) = 0\text{dB}$ when A_{OL} and $\frac{1}{\beta}$ intersect

Loop Gain Phase – Phase($A_{OL}\beta$)



Phase Margin




Rule of thumb:

Phase margin $> 45^\circ$ is required for optimal stability!
Phase margin $< 45^\circ$ is considered “marginally stable.”

This does not ensure a robust design over process variation.

Rate of Closure – Unstable Example




$$\frac{1}{\beta} = \frac{V_{OUT}}{V_{FB}}$$

$$= 10 \left(\frac{f}{f_C} + 1 \right)$$

$1/\beta$ (dB) = 20dB at DC, then increases by +20dB/decade after the zero frequency

Rule of thumb:

Rate of closure = 20dB is required for optimal stability!




$$\text{Rate of Closure} = \left| \text{Slope}(A_{OL}) - \text{Slope}\left(\frac{1}{\beta}\right) \right|$$

$$\text{Rate of Closure} = |-20\text{dB} - (+20\text{dB})| = 40\text{dB}$$

Unstable because rate of closure > 20dB!

Rate of Closure – Stable Example




$$\frac{1}{\beta} = \frac{V_{OUT}}{V_{FB}} = \frac{R_F}{R_1} + 1$$

$$= 10 \text{ V/V}$$

$$\frac{1}{\beta} \text{ (dB)} = 20\log(10) = 20\text{dB}$$

Rule of thumb:

Rate of closure = 20dB is required for optimal stability!




$$\text{Rate of Closure} = \left| \text{Slope}(A_{OL}) - \text{Slope}\left(\frac{1}{\beta}\right) \right|$$

$$\text{Rate of Closure} = |-20\text{dB} - 0\text{dB}| = 20\text{dB}$$

Stable because rate of closure = 20dB!


Rate of Closure (ROC) and Phase Margin



ROC (dB/decade)	Phase Margin (°)
20	$45 < PM < 90$
$20 < ROC < 40$	45
40	$0 < PM < 45$

Indirect Phase Margin Measurements



Phase Margin can be measured indirectly on closed-loop circuits!



Time Domain \rightarrow Percent Overshoot

AC Gain/Phase \rightarrow AC Peaking



Indirect Phase Margin Measurements



$$\% \text{Overshoot} = \left(\frac{14.3\text{mV} - 10\text{mV}}{10\text{mV}} \right) * 100\% = 43\%$$

43% overshoot → 29° phase margin

Indirect Phase Margin Measurements







$$\text{AC peaking} = 6\text{dB} - 0\text{dB} = 6\text{dB}$$

6dB AC peaking → **29° phase margin**





Quiz

- Which one of these A_{OL} and $1/\beta$ curves is unstable?




Quiz

- Which one of these A_{OL} and $1/\beta$ curves is unstable?




Quiz



- Find the phase margin of each system according to the % overshoot.



$$\% \text{Overshoot} = \left(\frac{16.4\text{mV} - 10\text{mV}}{20\text{mV}} \right) * 100\% = 32\%$$







$$\% \text{Overshoot} = \left(\frac{19.6\text{mV} - 10\text{mV}}{20\text{mV}} \right) * 100\% = 48\%$$




Quiz

- Find the phase margin of each system according to the AC peaking.




Quiz

- Find the phase margin of each system according to the Bode plot.



45° phase margin



~15° phase margin


Stability – 2

TI Precision Labs – Op Amps




Simulating Open-Loop Circuits

No DC biasing produces erroneous results!



Output saturated




Simulating Open-Loop Circuits

DC: closed loop needed for
SPICE operation



AC: open loop needed for stability
analysis

DC+AC

DC




AC




Standard Open-Loop SPICE Configuration

We need an open-loop circuit (no feedback) to generate open-loop gain (A_{OL}), $1/\beta$, and loop gain ($A_{OL}\beta$) curves




$$A_{OL_LOADED} = V_o / V_{fb}$$
$$1/\beta = 1 / V_{fb}$$
$$A_{OL}\beta = V_o$$



Check DC Operating Point

Click **Analysis** → **DC Analysis** → **Calculate Nodal Voltages**



Generating Open-Loop Curves

Run an AC transfer characteristic analysis over the appropriate frequency range:


Click **Analysis** → **AC Analysis** → **AC Transfer Characteristic**

The screenshot shows the software interface with the 'Analysis' menu open. The 'AC Analysis' option is selected, and the 'AC Transfer Characteristic' sub-option is highlighted. A red arrow points from this sub-option to the 'AC Transfer Characteristic' dialog box. The dialog box is open and shows the following settings:

- Start frequency: 1 [Hz]
- End frequency: 10M [Hz]
- Number of points: 100
- Sweep type: Logarithmic
- Diagram: Amplitude, Nyquist, Phase, Group Delay, Amplitude & Phase

Generating Open-Loop Curves

Click the “Post-Processor” button to add the desired curves




Generating Open-Loop Curves

Perform math on the existing curves to create the new curves:

$$A_{OL} = V_o / V_{fb}$$

$$1/\beta = 1/V_{fb}$$

$$A_{OL}\beta = V_o$$




Generating Open-Loop Curves

Unformatted results with all curves:





Generating Open-Loop Curves

Use a cursor to determine the frequency where $A_{ol}\beta = 0\text{dB}$, f_c , and place legend to show corresponding magnitudes and phases





**Phase Margin =
Aol* β Phase @ f_c**

Why Do Capacitive Loads Cause Instability?




Simulate the Effects of Output Capacitance

Run open-loop analysis on buffer circuit with capacitive load





Phase Margin = 4°

Capacitive Loads – Stability Theory




Capacitive Loads – Stability Theory




Transfer Function:
$$\frac{V_o}{V_{in}}(s) = \frac{1}{1 + s * R_o * C_{LOAD}}$$

Pole Equation:
$$f_{POLE} = \frac{1}{2 * \pi * R_o * C_{LOAD}}$$


Capacitive Loads – Stability Theory




X



Loaded A_{OL} =





Compensation Method 1: R_{ISO}




Method 1: R_{ISO} – Results

Theory: Adds a zero to cancel the pole in loaded A_{OL}




Phase Margin = 64°


Method 1: R_{ISO} – Theory



Resistor Divider Analogy



$$\frac{V_O}{V_{IN}} = \frac{R_2}{R_2 + R_1}$$






$$\frac{V_O}{V_{IN}} = \frac{Z_2}{Z_2 + Z_1}$$

$$\frac{V_O}{V_{IN}} = \frac{R_{ISO} + \frac{1}{s * C_{LOAD}}}{\left(R_{ISO} + \frac{1}{s * C_{LOAD}}\right) + R_O}$$



$$\frac{V_O}{V_{IN}} = \frac{1 + s * R_{ISO} * C_{LOAD}}{1 + s * (R_{ISO} + R_O) * C_{LOAD}}$$

Zero: R_{ISO} & C_{LOAD}
Pole: R_O , R_{ISO} , and C_{LOAD}

Method 1: R_{ISO} – Theory



Method 1: R_{ISO} – Theory



Transfer Function:
$$\frac{V_o}{V_{in}}(s) = \frac{1 + s * R_{ISO} * C_{LOAD}}{1 + s * (R_O + R_{ISO}) * C_{LOAD}}$$

Zero Equation:
$$f_{ZERO} = \frac{1}{2 * \pi * R_{ISO} * C_{LOAD}}$$

Pole Equation:
$$f_{POLE} = \frac{1}{2 * \pi * (R_O + R_{ISO}) * C_{LOAD}}$$

Method 1: R_{ISO} – Design

Design Steps:

- 1) Find the zero frequency, f_p , caused by R_o and C_{LOAD} pole
- 2) Back calculate R_o from at f_p
- 3) Optimize R_{iso} based on AC and transient settling response: $R_o < R_{iso} < R_o/10$


R_o Equation:

$$f_p = \frac{1}{2 * \pi * R_o * C_{LOAD}}$$



$$R_o = \frac{1}{2 * \pi * f_p * C_{LOAD}}$$

$$R_o = \frac{1}{2 * \pi * 146.5\text{kHz} * 10\text{nF}}$$



$$R_o = \mathbf{108\Omega}$$




Method 1: R_{ISO} – Design Summary



Unstable vs. Stable Transient Results



No compensation - Unstable




Riso compensation - Stable


Method 1: R_{ISO} – Disadvantage

Disadvantage:

Voltage drop across R_{ISO} may not be acceptable for certain applications!




Method 2: R_{ISO} + Dual Feedback



Method 2: R_{ISO} + Dual Feedback – Theory


DC Circuit

C_F : Open
 R_F : Closes the feedback around R_{ISO}
 $V_{LOAD} = V_{IN}$



AC Circuit

C_F : Short
 $R_F \gg Z_{CF}$, therefore R_F is effectively open
 Behaves like R_{ISO} circuit



Method 2: R_{ISO} + Dual Feedback - Design

Design Steps:

1) Set R_{ISO} using Method 1: R_{ISO} techniques

2) Set R_F : $R_F \geq (R_{ISO} * 100)$

3) Set C_F : $\frac{5 \times R_{iso} \times C_L}{R_F} \leq C_F \leq \frac{10 \times R_{iso} \times C_L}{R_F}$

lower values of C_F = faster settling, higher overshoot

Rule 3 ensures that the two feedback paths will never create a resonance that would cause instability


$$R_{ISO} = 108\Omega$$

$$R_F \geq R_{ISO} * 100$$

$$R_F \geq 10.8k\Omega$$

$$\frac{5 \times R_{iso} \times C_L}{R_F} \leq C_F \leq \frac{10 \times R_{iso} \times C_L}{R_F}$$


$$420pF \leq C_F \leq 720pF$$




Phase Margin
= 66°

Method 2: R_{ISO} + Dual Feedback - Results


- V_{LOAD} matches V_{IN} – No voltage divider error!
- This topology has some limitations on settling time and capacitive load range







Summary – Solving Op Amp Stability







Summary – AC Stability Method 1







Summary – AC Stability Method 2 & 3







Solving Op Amp Stability



Solving Op Amp Stability



Solving Op Amp Stability



Questions?