

TMS320F283x Reference Drive TINA simulation
4x Reference Inputs
1x REFxx30 + 2x OPA2320 (2x OPA2325)


Rev 1, 3-25-2020

Luis Chioye – Precision Amplifiers Applications

Suggested Reference Drive for TMS320F2838

Sampling Rate ~ 1-MSPS per ADC

OPAx320 or OPAx325



Possible Options:
REF5030, REF3x30, etc.

Reference can be selected
per application's temperature drift,
initial accuracy and low frequency (1/f)
noise requirements

Use 22μF+ ~360mΩ for OPAx320

Use 22μF+ ~500mΩ for OPAx325

Important Datasheet Parameters

TMS320F283x 16-B, 1.1-MSPS, Fully-Differential Input ADC

Assume Max Sampling Rate = 1.0-MSPS

Throughput Period: $t_{\text{cycle}} = 1\mu\text{s}$

$t_{\text{EOC}} = 31.0 \text{ ADCCLK Cycles}$ (from Table 5-47 datasheet) Conversion Time:

Assuming ADCCLK @ 50MHz, $t_{\text{conv}} = 620\text{ns}$ (max)

ADC Input Equivalent Circuit: $R_{\text{ON}} / C_{\text{H}}$

For differential operation, the ADC input characteristics are given by Table 5-43 and Figure 5-28.

Table 5-43. Differential Input Model Parameters (16-bit Resolution)

	DESCRIPTION	VALUE
C_p	Parasitic input capacitance	See Table 5-44
R_{on}	Sampling switch resistance	700 Ω
C_{h}	Sampling capacitor	16.5 pF
R_s	Nominal source impedance	50 Ω




Figure 5-28. Differential Input Model

Table 5-44 lists the parasitic capacitance on each channel. Also, enabling a comparator adds approximately 1.4 pF of capacitance on positive comparator inputs and 2.5 pF of capacitance on negative comparator inputs.

Important Datasheet Parameters

TMS320F283x 16-B, 1.1-MSPS, Fully-Differential Input ADC

VREF = 3V

Fully-Differential Input ADC


Full-scale Range: $\pm VREF = \pm 3V = 6V$

ADC Resolution / Least Significant Bit (LSB):


$$LSB = \frac{\pm VREF}{2^N} = \frac{2 \cdot VREF}{2^{16}} = 91.6\mu V$$

$$\frac{1}{2} LSB = 45.8\mu V$$


Estimate the worst case REFIN Capacitive Load:




Redraw as SE circuit




Acquisition Phase



Hold Phase




MSB bit Decision



NOTE: REFIN Cmsb not always 1/4 Csh; depends on device Architecture!! This is a first order estimate.

Conversion Period and Conversion Clock Timing

Estimate internal ADC Conversion Clock period



$$F_{sample} = 1000kHz$$

$$t_{cycle} = \frac{1}{1000kHz} = 1\mu s$$


$$t_{conv} = 620ns$$

$$t_{cclk} \approx \frac{t_{conv}}{N_{BIT}} = \frac{620ns}{16} \approx 38.75ns \approx 40ns$$

TINA SPICE Equivalent Model

$t_{CNTL} = 40ns * 8 = 320ns$ (mask)
 4-8 transients ($1 * C_{SH}, 2 * C_{SH}$)
 (Conservative Simulation)

Conversion Clock (CCLK) Resets
 $t_{cclk} \approx 40ns$ (25MHz) C_{REF} to 0V



TMS320F2837 Discrete Charge Ref Pin Model
 VREF=3V16-B
 LSB=91uV C_MSB = C_S/4≈4.125pF
 tEOC = 31 CLKs
 tconv=31CLKs@50MHz=620ns (Conversion Time)
 TCCLK = BIT_SW ≈ 40ns (tcclk) ~ 8 pulses
 CNTL = 8*40ns=320ns (8 hits per conversion, 2xC_{SH})

TINA Simulation File:





ReferenceDrive_TMS330_opa320_22uF.TSC

R_{SH}

$C_{LOAD} = 1/4 C_{SH} = 4.125pF$



Steady state Simulation Results

The steady state Reference input to the includes external reference and amplifier initial accuracy error.



Set the Reference input source to match the steady state Reference input.

Example simulation: transient results



Transient Current into REFIN Pin

Voltage on CREF_Load internal capacitor

REFIN Pin voltage

REFIN error Voltage

Switch control signal RESETs C_{REF} voltage


Switch control signal Conv Clock (CCLK)

CNTL switch signal (8xC_{REF} Loads per Conv)

Key Result: Error Signal

Must settle within each
T_{conv} clock cycle
To less than 1 LSB (91μV)



Check Settling



OPA2320 Key Result: Error Signal

Check Settling over many conversions for droop.

Check Settling





OPA320 Stability Simulation

TINA Simulation:



opa320_ref_stability_22u_360mOhm_3_25_20.TSC





**1x REFxx30 + 2x OPA2325 Simulations
(Alternative Solution)**

Key Result: Error Signal ^{CREF}

Must settle within each T_{conv} clock cycle
To less than LSB ($91\mu V$)



Check Settling

$500m\Omega + 22\mu F$



OPA325 Stability Simulation

TINA Simulation:



Thanks for your time!

Important notice and disclaimer

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to [TI’s Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.