TO MB SIDE CPLD PIN & Resistor network (3.3v LEVEL) CONNECTION



FROM MB SIDE CPLD PIN & PULL DOWN RES CONNECTION

20241211

LINKWING - Wolverine REAR_IO J	CONFIDENTIAL AND PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2022 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.
SHEET: 0016_P1V8 /TPS74801RGWR	
DATE: Thu Sep 29 14:16:32 2022 REV: 01	
SHEET NUMBER: 16 OF 24	TITLE: REAR_IO
DOCUMENT NUMBER: 105-H54200-00A	
NOTES: NOTE	



20241211

LINKWING - Wolverine REAR_IO J	
SHEET: 0024_I350 P1V0	
DATE: Thu Sep 29 14:16:32 2022	REV: 01
SHEET NUMBER: 24 OF 24	
DOCUMENT NUMBER: 105-H54200-00A	
NOTES: NOTE	

TITLE: REAR_IO