



TO MB SIDE CPLD PIN & Resistor network (3.3v LEVEL) CONNECTION



P1V8_DUAL SPECIFICATIONS:	
VIN	= 3.3V
VOU	= 1.8V
RIFFLE	= +/- 1%
IOUT TDC	= 150.125mA
OCF	= 2-5.5A

FROM MB SIDE CPLD PIN & PULL DOWN RES CONNECTION

20241211

LINKWING - Wolverine REAR_IO J			CONFIDENTIAL, PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2023 Advanced Micro Devices This AMD Board schematic and design is the exclusive property of AMD, and is provided only to enable user's on-board solution development with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding this schematic and design, including, without limitation, any third-party responsibility or liability to third parties for a particular purpose, and disclaims responsibility for any consequences resulting from use of this information without license.	
SHEET: 0016_P1V8/TPS74801RGWR			TITLE: REAR_IO	
DATE: Thu Sep 29 14:16:32 2022			REV: 01	
SHEET NUMBER: 16 OF 24				
DOCUMENT NUMBER: 105-H9420-00A				
NOTES: NOTE				

