

This presentation will focus on techniques to solve voltage feedback op amp stability problems. The content is intended to teach any range of professional, from technician to PHD, to become an op amp stability expert!





For small signal op amps the most common cause of op amp instability is capacitance on the output or input. Sometimes output capacitive loads are obvious, such as a reference buffer loaded by an output capacitor, for high frequency filtering, and as a charge reservoir for load transients. Other output capacitive loads can often be overlooked, such as, cable capacitance and MOSFET gate capacitance. Input capacitance is easy to overlook, since it is usually parasitic capacitance, such as, op amp input capacitance, photodiode capacitance, or diode/transient voltage suppressor capacitance. Both input and output capacitance are often the culprits of unstable op amp circuits.



For an inverting gain configuration, as shown here, some engineers will add a filter, Cin, which will result in a nice oscillatory behavior unless proper compensation is added for stability. Output capacitance on an op amp should always be of concern from a stability concern. Even if it is not a sustained oscillation, a response to a transient step excitation can result in undesired overshoot and ringing on the output. This becomes more of concern as we designs systems with 12 bit and higher resolution A/D Converters with sample rates fast enough to capture the ringing.



A typical "Supply Splitter" is shown above. Many an engineer has built one of these for a mid-supply reference point in a single supply system. A large capacitance is put on the output to provide a local charge reservoir for load transients on VOUT, and to also provide good high frequency bypassing in the form of a low impedance to ground at high frequencies, should loads connected generate noise or high frequency spikes. Then, in the lab, he has connected a DC meter and confirmed that the output voltage, VOUT, is indeed mid-supply. Now the supply splitter circuit goes into production. Best case the product passes final test and is shipped to the customer. Worst case production fall-out happens and yields go down. Worst, worst case the product ships to the end customer and the end customer starts to have intermittent performance problems All of this due to a marginally stable or unstable mid-supply reference circuit which could have been avoided by proper stability analysis at the design phase! Regardless of the final signal frequency of operation, including DC only, op amps have usable bandwidth and are happy to oscillate under the right conditions. Check stability on all op amp circuits.

Treat all op amp pins as inputs. A transient on +input, -input, output, or power supplies (Vcc or Vee) can set an unstable or marginally stable into an undesired, burst, oscillatory state that may eventually recover. However, during the oscillatory response due to a transient, the end application may read false data, make wrong decisions, or even cause unwanted shutdowns.



Your lab contains instruments that can help you check prototype circuits for stability problems. Most labs will have a Signal Generator and an Oscilloscope. Techniques will be shown later in this presentation on how to easily check op amp stability using these instruments in the time domain. If a Gain/Phase Analyzer or Network/Spectrum Analyzer are available they can be used to check op amp stability in the frequency domain.



In the time domain, a transient analysis in the lab, with the results displayed on and oscilloscope, can indicate whether there is a stability problem in the op amp circuit. On the output waveform, oscillations or ringing, overshoots, unstable DC voltages or high distortion are all indicators of stability issues.



In the frequency domain, a Gain/Phase Analyzer output waveform will have peaking in the magnitude plot and rapid phase shifts in the phase plot, if there are stability issues with the op amp circuit.





Pole → A single pole response has a -20dB/decade, -6db/octave roll-off in the Bode plot (magnitude or gain plot). At the pole location the gain is reduced by -3dB from the previous flat-band gain. In the phase plot the pole has a -45° phase shift at f_{P} , the frequency of the pole location. The phase extends on either side of f_{P} to roughly 0° and -90° at a -45°/decade slope. A single pole may be represented by a simple RC low pass network as shown. Recall that at low frequencies a capacitor is an open and at high frequencies a capacitor is a short. Hence at high frequencies V_{OUT} is shorted to ground and gain goes to zero.



Zero → A single zero response has a +20dB/decade, +6db/octave "roll-on" (opposite of roll-off?) in the Bode plot (magnitude or gain plot). At the zero location the gain is increased by +3dB from the previous flat-band gain. In the phase plot the pole has a +45° phase shift at f_Z, the frequency of the zero location. The phase extends on either side of f_Z to roughly 0° and +90° at a +45°/decade slope. A single zero may be represented by a simple LR high pass network, driven by a current sources, as shown. Recall that at low frequencies an inductor is a short and at high frequencies a inductor is an open, or a very large value of impedance. Hence at low frequencies L is shorted and the current gain of x10uA/V into the R of 100k-ohm yields a gain =1 for V_{OUT}/V_{IN}. As frequency increases the impedance of the inductor increases which will increase the V_{OUT}/V_{IN} gain at a rate of +20dB/decade for the fixed current gain of x10uA/V times the increasing impedance of L as frequency increases.



Our Intuitive Capacitive Model for AC Stability Analysis is defined above and contains three distinct operating areas. At "DC" the capacitor will be viewed as an open circuit. At "High Frequency" the capacitor will be viewed as a short circuit. In between the capacitor will be viewed as a frequency controlled resistor with a $1/2\pi$ fC decrease in impedance as frequency increases.



Our Intuitive Inductor Model for AC Stability Analysis is defined above and contains three distinct operating areas. At "DC" the inductor will be viewed as a short circuit. At "High Frequency" the inductor will be viewed as an open circuit. In between the inductor will be viewed as a frequency controlled resistor with a 2π fL increase in impedance as frequency increases.



SPICE simulation confirms the impedance effects for a capacitor as Low Frequency = High Impedance and High Frequency = Low Impedance. Spice simulation also confirms the impedance effects for an inductor as Low Frequency = Low Impedance and High Frequency = High Impedance.



Our Intuitive Op Amp Model for AC Stability Analysis is defined above. The differential voltage between the IN+ and IN- terminals will be amplified by x1 and converted to a single-ended AC Voltage Source, Vdiff. Vdiff is then amplified by K(f). K(f) represents the data sheet Aol Curve (Open Loop Gain vs Frequency Plot). This resultant voltage, Vo, is then followed by the Op Amp Open Loop, AC Small Signal, Output Impedance, Ro. After passing through Ro the voltage, Vo, appears as Vout.



The lower diagram is the traditional control loop model which represents an op amp circuit with feedback. The top diagram depicts the sections of a typical op amp circuit with feedback which correspond to the control loop model. This model of an op amp circuit with feedback we will call the Op Amp Loop Gain Model. Notice that the AoI is the Op Amp data sheet parameter AoI, and is the open loop gain of the op amp. β (Beta) is the amount of output voltage from V_{OUT} which gets fed back as feedback to the op amp -input. The β network in this example is a resistor feedback network.

In the derivation of V_{OUT}/V_{IN} we see that the closed loop gain function is directly defined by AoI and β .



Before we simulate a circuit in SPICE we will want to know what the approximate outcome will be. Remember GIGO (Garbage In Garbage Out)!!

Beta (β) and its reciprocal 1/Beta (1/ β) along with the data sheet Aol Curve will provide a powerful method for first-order approximations of Loop Gain analysis before we run SPICE. Beta (β) is easy to compute and its reciprocal even easier to plot!



From our Op Amp Loop Gain Model we can derive the criteria for a stable, closed loop, op amp circuit.

At the frequency fcl, where Loop Gain (Aol β) goes to 1 or 0dB, if the Loop Gain Phase Shift is +/-180°, then we have instability!!

At fcl the distance the Loop Gain Phase Shift is from 180° is called the Loop Gain Phase Margin. Our desired Loop Gain Phase Margin is >45° for an acceptably damped, well-behaved, closed loop response.



Since stability is defined by the magnitude and phase plot of Loop Gain (Aol β) then we will need to know how to easily analyze Loop Gain (Aol β) magnitude and phase. To do this we will break the closed loop op amp circuit and inject a small signal AC source into the loop and measure amplitude and phase to plot the complete loop gain picture. It is key to understand that Loop Gain is an open loop analysis as shown here.



Loop Gain is an Open Loop Gain Test which looks at magnitude and phase around the entire loop starting on one side of where the loop is broken open and ending at the other side where it is broken open. The loop can be broken anywhere but the break shown here will account for both input capacitance effects and the interaction of the op amp open loop output impedance, Zo, with any capacitive loading on the output. When breaking the loop open remember to inject the test signal into the highest impedance side of the break and read out from the lowest impedance side of the break. This makes intuitive sense since you cannot excite a circuit if the source is being shorted out by a low impedance. When analyzing a circuit built in SPICE for simulation the traditional Loop Gain Test breaks the closed loop op amp circuit through the use of an inductor and capacitor. A very large value of inductance ensures the loop is closed at DC (a requirement for SPICE simulation is to be able to calculate a DC Operating Point first before performing an AC Analysis) but open at AC frequencies of interest. A very large value of capacitance ensures that our AC Small Signal Source is not connected at DC but is directly connected at the frequencies of interest.



The SPICE loop gain circuit above is the preferred way to break open the loop for loop gain analysis for most applications. It will account for both input capacitance and any open loop output impedance, Zo, interactions with capacitive output loading. The DC Equivalent Circuit shows that the loop will be closed by the inductor, LT, being a short at DC and the capacitor, CT, being an open so our test generator, VG1, will not be connected. SPICE must find a DC operating point as a requirement before any AC Analysis will run. It is important to check the DC Operating point before running an AC Analysis. If an op amp output is saturated for example SPICE will use this condition to build its AC Equivalent Models and they will not be correct since the op amp will have a different AC Equivalent Model in saturation than in normal linear operation. AC Analysis is only valid when the op amp is in a linear operating condition. The AC Equivalent Circuit shows what SPICE will use during its AC Analysis. For all frequencies of interest the capacitor CT is a short and our test generator, VG1, injects the signal into the open loop since for all frequencies of interest the inductor, LT, is an open.



The 1/ β plot plotted on the Aol curve will provide a clear picture of exactly what the Loop Gain (Aol β) plot is. From our derivation above we clearly see that the Aol β magnitude plot is simply the difference between Aol and 1/ β when we plot 1/ β in dB on an Aol curve. Note that as frequency increases Aol β decreases. Aol β is the gain left to correct for errors in the V_{OUT}/V_{IN} or Closed Loop response. So as Aol β decreases the V_{OUT}/V_{IN} response will become less accurate until the point where Aol β goes to 0dB where from then on the V_{OUT}/V_{IN} response will simply follow the Aol curve.



Once we plot $1/\beta$ on the Aol curve there is an easy first-order check for stability called Rate-Of-Closure. This Rate-Of-Closure stability check is defined as the "rate of closure" of the $1/\beta$ curve with the Aol curve at fcl, where loop gain goes to 0dB. A 40db/decade rate-of-closure implies an UNSTABLE circuit and a 20dB/decade rate-of-closure implies a STABLE circuit. The 40dB/decade rate-of-closure implies instability because it implies two poles in the Aol β plot before fcl which can mean a 180 phase shift. Four examples are shown above with their respective rate-of-closure computed below.

fcl1: Aol-1/ β 1 = -20dB/decade - +20dB/decade = -40dB/decade \rightarrow 40dB/decade rate-of-closure & UNSTABLE fcl2: Aol-1/ β 2 = -20dB/decade - 0dB/decade = -20dB/decade \rightarrow 20dB/decade rate-of-closure & STABLE fcl3: Aol-1/ β 3 = -40dB/decade - (-20dB/decade) = -20dB/decade \rightarrow 20dB/decade rate-of-closure & STABLE fcl4: Aol-1/ β 4 = -40dB/decade - 0dB/decade = -40dB/decade \rightarrow 40dB/decade rate-of-closure & UNSTABLE



A loop gain analysis example serves to relate how we can analyze the stability of an op amp circuit from the $1/\beta$ curve plotted on the Aol curve. Here as frequency increases the capacitor Cin goes towards a short in impedance thereby lowering the magnitude of the β plot with frequency (less voltage feedback as frequency increases) and respectively raising the $1/\beta$ curve as frequency increases. From our rate-of-closure criteria we predict an UNSTABLE circuit. Note the locations of poles, fp1 and fp2, in the Aol curve and the zero, fz1, in the $1/\beta$ plot.



From our 1/ β plot on the Aol curve we can plot the Aol β (Loop Gain) magnitude plot. From the Aol β (Loop Gain) magnitude plot we can then plot the Aol β (Loop Gain) phase plot. The rules to create an Aol β (Loop Gain) plot from the 1/ β plot on the Aol curve are simple: Poles and zeros from the Aol curve are poles and zeros in the Aol β (Loop Gain) plot. Poles and zeros from the 1/ β plot are opposite in the Aol β (Loop Gain) plot. One easy way to remember this is β is used in the Aol β (Loop Gain) plot and 1/ β is the reciprocal of β and so we would expect the Aol β (Loop Gain) curve to use the reciprocal of poles and zeros from the 1/ β plot. Reciprocal of a pole is a zero and reciprocal of a zero is a pole.

Phase shift at fcl (Ocl) can be seen to be -180° which is UNSTABLE. Mathematically the complete Phase Shift is calculated as:

 Θcl = -tan⁻¹ (fcl/fp1) -tan⁻¹ (fcl/fp1) -tan⁻¹ (fcl/fp2)

 Θcl = -tan⁻¹ (10k/10) -tan⁻¹ (10k/1k) -tan⁻¹ (10k/1M)

 Θcl = -89.94° -84.29°-0.57°

 Θcl = -174.8°

 Note that in the Aolβ (Loop Gain) plot there are all poles (fp1, fz1, fp2)

First order approximation errors for magnitude plots:

Actual Pole is -3dB down from ideal at fp Actual Zero is +3dB up from ideal at fz

First order approximation errors for phase plots:

Actual Pole Phase is 6° lower than 0° a decade less than fp Actual Pole Phase is 6° higher than -90° a decade more than fp Actual Zero Phase is 6° higher than 0° a decade less than fz Actual Pole Phase is 6° lower than +90° a decade more than fz

Phase margin is a definition used to describe how close closed loop op amp configuration is to oscillation (how far away from 180° Ocl is). A positive phase margin is an indication of stability. A phase margin of about 45° is desirable for maximum response to a pulse input without ringing or instability. Opm (phase margin) = 180 + Ocl

First Order Approximation Phase Margin: $\Theta pm (phase margin) = 180^{\circ} + \Theta cl$ $\Theta pm = 180^{\circ} + (-180^{\circ}) = 0^{\circ}$

Actual Phase Margin:



The V_{OUT}/V_{IN} closed loop response is not always the same as 1/β. In the example above we see that the AC small signal feedback is modified by the Rn-Cn network in parallel with RI. As frequency increases we see the results of this network reflected in the 1/β plot on the Aol curve. Think of this example as an inverting summing op amp circuit. We are summing in V_{IN} through RI and Ground through the Rn-Cn network. V_{OUT}/V_{IN} will not be affected by this Rn-Cn network at low frequencies and the desired gain is seen as 20dB. As Loop Gain (Aolβ) is forced to 1 (0dB) by the Rn-Cn network there is no Loop Gain (Aolβ) left to correct for errors and V_{OUT}/V_{IN} will follow the Aol curve at frequencies above fcl. In this example the closed loop gain is inverting but the 1/β will reflect a non-inverting gain equivalent number at DC. One way to view this is that the 1/β gain is the "noise gain" and a noise source could appear on the +input of the op amp. In essence the op amp always runs in its "noise gain" for loop stability considerations.



Two common op amp networks, ZI and ZF are shown above. We will perform a 1st Order Analysis on each of these networks independently and then use Tina SPICE to simulate the op amp circuit and check if our predicted results agree! The key to our 1st Order Analysis will be to use our Intuitive Component Models (capacitor and inductor) from earlier in this presentation and a little intuition.



Let's perform our 1st Order Analysis for the ZF network above. This is a feedback network in the op amp circuit. Cp is open at low frequency and the Low Frequency $1/\beta$ becomes simply RF/RI as shown. At the other frequency extreme, high frequency, Cp is a short and the High Frequency $1/\beta$ becomes (Rp//RF)/RI. However, when Cp is a short Rp<<RF and Rp should dominate the feedback resistance and so we approximate high frequency gain to be Rp/RI. We note there is a reactive element in the feedback path of the op amp, a capacitor, and therefore know there has to be some poles and/or zeros somewhere in the transfer function. At the frequency where the magnitude of Cp matches that of the parallel impedance with it (dominated here by RF) we anticipate a pole in the $1/\beta$ plot. Feedback resistance will be getting smaller and therefore V_{OUT} must start to reduce. Now the frequency where the magnitude of Cp matches that of the impedance in series with it, Rp, we expect a zero since as Cp approaches a short the net feedback resistance can become no smaller and V_{OUT} must flatten out as frequency increases. So we have predicted by our 1st order analysis where a pole and zero exists as well as the Low Frequency and High Frequency $1/\beta$ levels.



Our optimally scaled Tina SPICE simulation results are displayed above. Our First Order analysis results are shown along with the actual measured results. Our 1st Order Analysis results and predictions are not exact but certainly more than acceptable for a powerful and intuitive analysis for the 1/ β curve for AC Stability Analysis.



Let's perform our 1st Order Analysis for the ZI network above. This is an input network in the op amp circuit. Cn is open at low frequency and the Low Frequency $1/\beta$ becomes simply RF/RI as shown. At the other frequency extreme, high frequency, Cn is a short and the High Frequency $1/\beta$ becomes RF/(RI//Rn). However, when Cp is a short Rn<<RI and Rn should dominate the input resistance and so we approximate high frequency gain to be RF/Rn. We note there is a reactive element in the input path of the op amp, a capacitor, and therefore know there has to be some poles and/or zeros somewhere in the transfer function. At the frequency where the magnitude of Cn matches that of the parallel impedance with it (dominated here by RI) we anticipate a zero in the $1/\beta$ plot. Input resistance will be getting smaller and therefore V_{OUT} must start to increase. Now the frequency where the magnitude of Cn matches that of the impedance in series with it, Rn, we expect a pole since as Cn approaches a short the net input resistance can become no smaller and V_{OUT} must flatten out as frequency increases. So we have predicted by our 1st order analysis where a pole and zero exists as well as the Low Frequency and High Frequency $1/\beta$ levels.



Our optimally scaled Tina SPICE simulation results are displayed above. Our First Order analysis results are shown along with the actual measured results. Our 1st Order Analysis results and predictions are not exact but certainly more than acceptable for a powerful and intuitive analysis for the 1/ β curve for AC Stability Analysis.



There are two basic methods for analyzing op amp stability problems. The first method, Method 1, will use the Loaded AoI and $1/\beta$ Technique to analyze stability problems due to capacitive loading of an op amp output. The compensation used for this example will be Riso Compensation.



Capacitive loading on op amp outputs without proper stability considerations can lead to undesired oscillations on the op amp outputs as shown here. The worst case will be for a unity gain buffer as shown on the left, since phase margin will be lowest for this configuration. On the right is the transient response for a higher gain circuit with the same op amp and same capacitive load, with less oscillation, since phase margin is increased as closed loop gain is increased. Higher closed loop gain will also result in a decrease in closed loop bandwidth as well.



A loop gain analysis circuit can be used to analyze the "Loaded Aol" due to CLoad. As shown here the "Loaded Aol" curve due to CLoad,1uF, has an additional pole in it around 3kHz, fp2. fp1 is the original pole in the Aol curve of the op amp before CLoad is applied. Since the circuit is running as a unity gain follower $1/\beta$ is 0dB and at fcl, where $1/\beta$ intersects the Loaded Aol curve, we see a 40dB/decade rate-of-closure, which is UNSTABLE by our rate-of-closure criteria.



Our stability analysis of the effects of capacitive loading on an op amp will be simplified by the introduction of the "Loaded Aol Model". As shown in this slide the data sheet Aol curve is followed by the op amp output resistance, Ro. The capacitive load, CLoad, in conjunction with Ro will form an additional pole in the Aol plot and may be represented by a new "Loaded Aol" plot. The Ro-CLoad network form the "Aol Load" on the original op amp "Aol".


The data sheet Aol is loaded by the Ro-CLoad load network as shown here. The additional pole, fp2, due to Ro and CLoad is computed here.



The op amp original "Aol" is "multiplied" by the "Aol Load" to yield the resultant "Loaded Aol" curve. On dB plots linear multiplication is performed by adding the curves in dB. As shown above it becomes easy to see the resultant "Loaded Aol" by adding the op amp original "Aol" plus the "Aol Load" formed by Ro-CLoad.



The Loaded Aol caused by CLoad, 1uF, will result in Loop Gain phase margin at fcl of only 0.548 degrees. This is definitely an UNSTABLE circuit as it stands here.



One way to compensate the op amp circuit for CLoad is to add Riso Compensation. Note the point of feedback for the circuit is still taken directly at the output of the op amp. The addition of Riso will add a zero into the "Loaded Aol" curve and stabilize the circuit.



The Riso Compensation will add fz1 into the "Loaded Aol" which will result in a - 20dB/decade slope crossing 0db at fcl. This will result in a stable circuit by our rate-of-closure criteria of 20dB/decade indicating stability.



Our stability analysis using the "Loaded Aol Model" will be analyzed for the addition of the Riso Compensation. The data sheet Aol curve is followed by the op amp output resistance, Ro, Riso Compensation, Riso, and load capacitance, CLoad. Note the point of feedback is between Ro and Riso. The capacitive load, CLoad, in conjunction with Ro and Riso will form an additional pole in the Loaded Aol plot. The capacitive load, CLoad, in conjunction with Riso and Riso will add a zero in the Loaded Aol plot.



The data sheet Aol is loaded by the Ro-Riso-CLoad load network as shown here. The additional pole, fp2, due to Ro + Riso and CLoad is computed here. Also we see a zero, fz1, formed by Riso and Cload.



The op amp original "Aol" is "multiplied" by the "Aol Load" with Riso Compensation to yield the resultant "Loaded Aol" curve. On dB plots linear multiplication is performed by adding the curves in dB. As shown above, it becomes easy to see the resultant "Loaded Aol", by adding the op amp original "Aol" plus the "Aol Load", formed by the Ro-Riso-CLoad combination.



The Riso Compensation design steps are outlined here. Two cases, Case A and Case B, will be presented. Rules-of-thumb will be presented to yield best stability on first pass analysis.



Two different CLoads will be analyzed to show rules-of-thumb to get the best stability using Riso Compensation. Case A will use CLoad = 1uF and Case B will used CLoad = 2.9nF. By setting Riso = 0 ohms we can easily analyze the Loaded Aol for each case without Riso Compensation. From above Loaded Aol plots we can use the phase plots to determine the pole locations of fp2 for each of Case A, CLoad=1uF and Case B, CLoad=2.9nF.

From above we have completed Steps 1 and 2 for the Riso Compensation Design:

- 1) Determine fp2 in Loaded Aol due to CLoad
 - A) Measure in SPICE with CLoad on Op Amp Output
- 2) Plot fp2 on original Aol to create new Loaded Aol



Our Loaded Aol curves for Case A, CLoad=1uF and Case B, CLoad=2.9nF, found using Step 1 and Step 2, are shown above. We can add straight line approximations to the magnitude plot (-20dB/decade slope) to indicate how and where we want to modify the Loaded Aol curve so the unity gain buffer (1/ β = 0dB) will be stable with each respective capacitive load. These lines are added per the recommended rules-of-thumb below in Step 3.

From above we have completed Step 3 for the Riso Compensation Design:

- 3) Add Desired fz2 on to Loaded Aol Plot for Riso Compensation
 - A) Keep fz1 \leq 10*fp2 (Case A)
 - B) Or keep the Loaded Aol Magnitude at fz1 ≥ 0dB (Case B) (fz1≥10dB will allow for Aol variation of ½ Decade in Unity Gain Bandwidth)



From Riso Compensation Design Step 3 we know the respective locations we want for fz1. From that we can compute Riso and choose a standard resistor value.

From above we have completed Step 4 for the Riso Compensation Design:

4) Compute value for Riso based on plotted fz1



Design Step 5 for Riso Compensation is to check the final Riso value chosen by a loop gain plot on the complete op amp circuit. We see from above that for Case A, CLoad=1uF, at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 87.5 degrees. Step 6 is to adjust Riso for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 87.5 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the Riso Compensation Design:

- 5) SPICE simulation with Riso for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust Riso Compensation if greater Loop Gain (Aolβ) phase margin desired



Design Step 5 for Riso Compensation is to check the final Riso value chosen by a loop gain plot on the complete op amp circuit. We see from above that for Case B, CLoad=2.9nF, at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 54.2 degrees. Step 6 is to adjust Riso for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 54.2 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the Riso Compensation Design:

- 5) SPICE simulation with Riso for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust Riso Compensation if greater Loop Gain (Aolβ) phase margin desired



Design Step 7 for Riso Compensation is to check the closed loop AC response over frequency. From above, for Case A, CLoad=1uF, we see the closed loop AC response for both the output of the op amp, VOA, and the output after Riso, VOUT. If this closed loop bandwidth is not acceptable for the final application we will need to consider other capacitive stability techniques (see Appendix) or a different op amp or different load capacitance value.

From above we have completed Step 7 for the Riso Compensation Design:

- 7) Check closed loop AC response for VOUT/VIN
 - A) Look for peaking which indicates marginal stability
 - B) Check if closed AC response is acceptable for end application



Design Step 8 for Riso Compensation is to check the closed loop transient response. From above, for Case A, CLoad=1uF, we see the closed loop Transient response for both the output of the op amp, VOA, and the output after Riso, VOUT show no signs of excessive overshoot or ringing before settling.

From above we have completed Step 7 for the Riso Compensation Design:

8) Check Transient response for VOUT/VIN

A) Overshoot and ringing in the time domain indicates marginal stability



The Riso Compensation has one key design consideration with regards to accuracy at VOUT for heavy loads. The feedback for voltage accuracy is directly at the output of the op amp and the VOUT at the load is isolated by Riso. If output currents are large and depending upon the value of Riso the voltage at VOUT will not be the voltage at VIN for the unity gain follower shown above. If this is a problem in the end application a different compensation technique for the CLoad will need to be used (see Appendix for alternative compensation methods for output capacitive loads).



There are two basic methods for analyzing op amp stability problems. The second method, Method 2, will use the Aol and $1/\beta$ Technique to analyze stability problems due to capacitive loading of an op amp input. The compensation used for this example will be CF Compensation.



Large input resistances can combine with op amp input capacitance to create unanticipated and undesired instabilities as shown above in the transient response of the OPA140 in an inverting Gain = -1 configuration with RF=RI=180k ohms.



We can use our SPICE Loop Gain Test circuit above to plot AoI and 1/ β for this Gain = -1 circuit. Note that the 1/ β curve has a zero in it at 104kHz. At fcl, where Loop Gain (AoI β) goes to zero, we see that the 1/ β curve intersects the AoI at a rate-of-closure that is 40dB/decade which by our criteria implies an UNSTABLE circuit.



To properly analyze this circuit and thus properly compensate it for stability we first must analyze the OPA140 op amp input capacitance. The datasheet excerpt for the OPA140 is shown here with Input Impedance parameters for Differential and Common-Mode. The input capacitance model for the OPA140 is also shown. From the data sheet we can assign values for the capacitances shown, Ccm+, Ccm-, and Cdiff.



From our input capacitance model for the OPA140 and the circuit topology it is configured in we see there is a net input capacitance, Cin_eq which will affect our feedback factor, β , over frequency. Since the Cin_eq capacitor is buffered by RF, 180k ohm resistor, there are no loading effects on AoI with this circuit topology and so the AoI remains unchanged.



Our β network is shown above. β is easy to compute if one sets VOUT = 1. β =(input impedance)/(feedback impedance + input impedance). Recall that 1/ β is just the reciprocal of β . From our derived and simplified equations above we see a zero, fz1, in the 1/ β plot due to RF, RI and Cin_eq. Note that although our closed loop gain is -1 our 1/ β is at 6dB or x2. Remember our earlier discussion of noise gain and to view the op amp, from a loop gain view, to always be running in a noise gain equivalent to putting a noise source on the +input of the op amp and running in the non-inverting gain based on feedback and input impedances from output to –input.

 CF Compensation Design Steps 1) Determine fz1 in 1/β due to Cin_eq A) Measure in SPICE OR B) Compute by Datasheet C_{DIFF}and C_{CM} and Circuit RF and RI
2) Plot $1/\beta$ with fz1 on original Aol
 Add Desired fp1 on 1/β for CF Compensation A) Keep fp1 ≤ 10*fz1 B) Keep fp1 ≤ 1/10 * fcl
Compute value for CF based on plotted fp1
5) SPICE simulation with CF for Loop Gain (Aol β) Magnitude and Phase
6) Adjust CF Compensation if greater Loop Gain (Aol β) phase margin desired
 7) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 8) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
59
🍄 Texas Instruments

The CF Compensation design steps are outlined here. Rules-of-thumb are presented to yield best stability on first pass analysis.



Using our Loop Gain Test circuit in SPICE we can plot the AoI and 1/ β for the uncompensated circuit as shown above. For best stability results on first pass we use the recommended rules-of-thumb shown and draw in what we want the final 1/ β curve to look like. Based on this graphical approach we see we need a pole, fp1, added into the 1/ β curve to allow the compensated 1/ β to intersect the AoI at a rate-of-closure which is 20db/decade and thus stable by our criteria.

From above we have completed Steps 1, 2, and 3 for the CF Compensation Design:

- 1) Determine fz1 in $1/\beta$ due to Cin_eq
 - A) Measure in SPICE
 - B) Compute by Datasheet C_{DIFF} and C_{CM} and Circuit RF and RI
- 2) Plot $1/\beta$ with fz1 on original Aol
- 3) Add Desired fp1 on $1/\beta$ for CF Compensation
 - A) Keep fp1 ≤ 10*fz1
 - B) Keep fp1 < 1/10 * fcl



Our β network is shown above. β is easy to compute if one sets VOUT = 1. β =(input impedance)/(feedback impedance + input impedance). Recall that 1/ β is just the reciprocal of β . From our derived and simplified equations above we see a zero, fz1, in the 1/ β plot due to RF, RI, Cin_eq, and CF. Note that although our closed loop gain is -1 our 1/ β is at 6dB or x2. Remember our earlier discussion of noise gain and to view the op amp, from a loop gain view, to always be running in a noise gain equivalent to putting a noise source on the +input of the op amp and running in the non-inverting gain based on feedback and input impedances from output to –input. Note that with the addition of CF Compensation the 1/ β zero, fz1, is moved to a lower frequency since CF is in parallel with Cin_eq to determine the location of fz1. However, to choose the CF Compensation pole, fp1, it is only dependent upon Rf and CF.

From above we have completed Step 4 for the CF Compensation Design:

4) Compute value for CF based on plotted fp1



Design Step 5 for CF Compensation is to check the final CF value chosen by a loop gain plot on the complete op amp circuit. We see from above that at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 68 degrees. Step 6 is to adjust CF for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 68 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the CF Compensation Design:

- 5) SPICE simulation with CF for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust CF Compensation if greater Loop Gain (Aolβ) phase margin desired



Design Step 7 for CF Compensation is to check the closed loop AC response over frequency. From above, see the closed loop AC response for both the output of the op amp, VOUT. If this closed loop bandwidth is not acceptable for the final application we will need to consider other capacitive stability techniques (see Appendix) or a different op amp or different feedback and input resistor values of lower values.

From above we have completed Step 7 for the CF Compensation Design:

- 7) Check closed loop AC response for VOUT/VIN
 - A) Look for peaking which indicates marginal stability
 - B) Check if closed AC response is acceptable for end application



Design Step 8 for CF Compensation is to check the closed loop transient response. From above we see the closed loop Transient response for VOUT shows no signs of excessive overshoot or ringing before settling.

From above we have completed Step 7 for the CF Compensation Design:

8) Check Transient response for VOUT/VIN

A) Overshoot and ringing in the time domain indicates marginal stability



There are some handy stability tricks and rules-of-thumb that have been developed based on experience in stabilizing hundreds of op amp circuits. They are presented here to help you get op amp stability done quickly and right the first time.



The established loop stability criteria is less than a 180 degree phase shift at fcl, the frequency at which loop gain goes to zero. How close the phase shift is to a full 180 degrees phase shift at fcl is defined as phase margin. As detailed in this slide the recommended rule-of-thumb for real world circuits is to design for 135 degree phase buffer (45 degree away from 180 degrees phase shift) throughout the loop gain bandwidth ($f \le$ fcl). This allows for the real world cases of power-up, power-down and power-transient conditions where the op amp can have changes in its Aol curve which may result in transient oscillations. This is especially undesirable in power op amp circuits. This rule-of-thumb also allows for extra phase buffer in the loop gain bandwidth to account for additional real world phase shifts due to parasitic capacitances and PCB layout parasitics. Also, a phase buffer less than 45 degrees within the loop gain bandwidth can result in undesired peaking in the closed loop transfer function. The lower the phase buffer dip and the closer the dip is to fcl, the more pronounced the closed loop peaking will be.



The "decade rules" for frequency in the Loop Gain plot are detailed in the slide above. These frequency decade rules will be used for $1/\beta$ plots and AoI plots as well as AoI β , loop gain plots, which we can predict directly from the AoI and $1/\beta$ plots. For the circuit shown in this slide the AoI curve contains a second pole, fp2, around 100kHz due to the capacitive load, CL, and the op amp's Ro. We will create a feedback network that will meet our Loop Gain Bandwidth rule of 45 degrees margin for f \leq fcl. We will analyze and synthesize the feedback network using the 1/ β plot and Aol plot with the knowledge of what we are doing to the Loop Gain plot, Aol β . fp1 gives us a first pole at 10Hz in the Loop Gain plot which implies a 45 degree phase shift at 10Hz with phase shifting to a 90 degrees by 100Hz. At 1kHz, fz1, a zero in the $1/\beta$ plot, we add a pole in the Loop Gain plot and another 45 degree phase shift at 1kHz. Our total phase shift now is -135 degrees at 1kHz. But if we continue on in frequency with just fz1 we will reach -180 phase shift at 10kHz!! So we add fp3, a pole in the $1/\beta$ plot, which is a zero in the Loop Gain plot at 10kHz. This keeps the phase shift at 1kHz to -135 degrees and flattens the phase plot to -135 degrees phase shift from 1kHz to 10kHz (remember poles and zeros have an effect a decade above and a decade below their actual frequency location). fp2 adds another pole in the Loop Gain plot at 100kHz since fp2 is from the Aol plot. Between 10kHz, where fp3 is, and 100kHz, where fp2 is, we expect no change in phase shift since fp3 is a Loop Gain plot zero and fp2 is a Loop Gain plot pole.

So if we keep poles and zeros spaced a decade away from each other they will keep the phase shift from dipping between them since each has an effect on one another a decade above and a decade below their location. The final key part of the Frequency Decade Rules for Loop Gain is to place fp3 no closer than a decade away from fcl. This allows for a decade shift in Aol towards the lower frequency range before we would be in a marginal stability condition. Typical Aol curves may shift as much as ½ decade in the real world.

The V_{OUT}/V_{IN} for this circuit is predicted to be flat until loop gain goes away at 100kHz, at which point it will then follow the Aol curve on down.



This is the first order hand analysis prediction for the Loop Gain phase plot of the circuit described in the previous slide.



Most real world op amp circuits are dominated by a two pole, second order, system response. A typical op amp Aol has a low frequency pole in the 10Hz to 100Hz region and another high frequency pole at its unity gain crossover frequency, or soon after that in frequency. If pure resistive feedback is used we can see that the loop phase plot would demonstrate the effects of a two pole system. For more complicated op amp circuits the resultant loop gain and loop phase plots are usually dominated by a two pole response. Closed loop behavior of a second order system is well defined and offers us a powerful technique for a real world stability check.



The traditional second order system control loop block diagram and characteristic equation are shown above. G(s) for us represents our closed loop, 2-pole dominant, op amp circuit. There are well established, documented, and derived behaviors for such a 2-pole dominant system that we can use to help us assess most op amp stability problems.



Phase Margin can also be indirectly measured on closed-loop circuits in the time domain and in ac gain/phase measurements. In the time domain, we can observe phase margin based on the overshoot of an op amp's output relative to a small-signal step input. In the frequency domain, we can observe phase margin based on the maximum AC peaking in the circuit's transfer function compared to the DC gain.


In AC Gain/Phase plots, the amount of ac peaking relative to the DC gain can be used to indirectly measure the phase margin of a circuit. In this example, the AC transfer function is peaking at 6dB, while the DC gain is 0dB. A total peaking of 6dB again results in 29 degrees of phase margin.



This slide details the Transient Real World Stability Test. A small amplitude square wave is injected into the closed loop op amp circuit as the V_{IN} source. A frequency is chosen well within the loop gain bandwidth but also high enough to make triggering with an oscilloscope easy. 1kHz is a good test frequency for most applications. V_{IN} is adjusted such that V_{OUT} is 50mVpp or less. We are interested in the small signal AC behavior of the circuit to look for AC stability. To that end we do not want a large signal swing on the output which could also contain large signal limitations such as slew rate or output current limitations or output stage voltage saturation. Voffset provides a mechanism to move the output voltage up and down through its entire output voltage range to look for AC stability under all operating point conditions. For many circuits, especially those that drive capacitive loads, the worst case for stability is when the output is near zero (for a dual supply op amp application) and there is little or no DC load current since this results in the highest value of R_0 , the op amp's open loop small signal resistance. Record the amount of overshoot and ringing on the square wave output and compare it to the 2nd Order Transient Curves in the Slide 75 to derive the phase margin for stability.



In the time domain the percent overshoot to a step input can be used to indirectly calculate the phase margin. In this example, a 10mV step was applied. The output overshoot reached 14.3mV, or 4.3mV above the intended output. This corresponds to a percent overshoot of 43%. Using the phase margin vs. percentage overshoot plot, we can see that 43% of overshoot results in only 29 degrees of phase margin.



Not all op amps have open loop output impedance that is purely resistive. If it is not clear in the data sheet consult the manufacturer for the true unloaded Zo curve. Check the SPICE macromodel before relying on it for stability analysis in circuits where the correct Zo is critical for stability such as capacitive loading on the op amp output. See Appendix for a more detailed discussion of "Op Amp Output Impedance".



For many op amp application circuits is will be necessary to know the op amp Open Loop Small Signal AC Output Impedance, Zo. Often this can be obtained from the op amp data sheet. Many op amp SPICE macromodels properly model Zo. If the data sheet contains a Zo curve we can easily check the macromodel for Zo accuracy. The test circuit here uses inductor, LT, in the feedback path to act as a short for the DC Operating Point analysis. The capacitor, CT, on the – input to ground is open for DC Analysis and will be a short for all frequencies of interest during the AC Analysis. Current Generator, IG1, is set to DC Current =0 and selected as AC Current of 1. During the AC Analysis IG1 injects current into the output, Vout, and the op amp is open loop. AC Analysis reports Vout in dB over frequency as a ratio of Vout/IG1 which is Zo, in dB. To convert Zo in dB to Zo in ohms simply change the y-axis scaling from dB-Linear to logarithmic.

Summary for Stability

For Stability Loop Gain Analysis all we need is:

- 1) Aol from op amp data sheet or macromodel
- 2) Zo Op Amp open loop, small signal AC output impedance from op amp data sheet or macromodel
- 3) $1/\beta$ basic by application, modified for stability
- 4) Z_Load given by application, modifie

Stability General Comments:

- 1) Stability by modifying $1/\beta$ will decrease closed loop bandwidth
- 2) Stability compensation can slow large signal response (charging of caps) check it
- 3) Simulate AC Transfer function (Closed Loop AC Response) as final check
- 4) Simulate Small Signal Transient Response as final check
- 5) DC operation in the lab does not guarantee stability
- 6) Marginal stability can cause undesired overshoot and ringing
- 7) DC circuits can get real world transient inputs from supplies, inputs, or output
- 8) That ringing in your circuit is not your Grandmother's dial telephone







Additional Analog Design Resources: Analog Engineer's Math still counts **Pocket Reference** Free analog engineer's Written by op amp experts Art Kay and pocket reference Tim Green, the Analog Engineer's Your go-to guide Pocket Reference covers a wide variety for often-used of popular precision signal chain topics board and - from op amp bandwidth and stability system-level to analog-to-digital and digital-to-analog design formulas conversions and more. Download your O Download the e-book free copy today to put this handy, tried-and-true reference guide at your fingertips. http://www.ti.com/lsds/ti/amplifiers-linear/precision-amplifiersupport-community.page#pocketref 80 🐌 Texas Instruments

Texas Instruments	Products Applications Tools & Software	e Support & Community Sample & Buy	y About 🤍 Sample & Purchase (
I E2E [™] Community Page Pa			Join Sign In with my.TI Log
pport Forums Blogs Group	os Videos 简体中文		Search Community
Home » TI E2E Community			
ind out if your question b	as already been answered		
ind out if your question if	as an easy seen answered		
0 1 11 1 4 000 044 1	1 TI FOF O		10.1
Search through 1,296,244 questions	s and answers in TI E2E Community	Q Advan	nced Search »
Search through 1,296,244 questions	s and answers in TI E2E Community	Q Advan	nced Search »
Search through 1,296,244 questions	and answers in TI E2E Community	Advan	nced Search »
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors	s and answers in TI E2E Community question Amplifiers	Advan	nced Search » Applications
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio	DLP® & MEMS	Applications
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers	DLP® & MEMS Interface Logic	Applications Tools & Software Wireless Connectivity
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMP217 Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Commuter	DLP® & MEMS Interface Logic	Applications Tools & Software Wireless Connectivity
Search through 1,296,244 questions thoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMAP™ Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums here »
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMAP TM Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums here >
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMAP™ Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	Advan DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums here >
Search through 1,296,244 questions hoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMAP™ Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums here >
Search through 1,296,244 questions thoose a support forum to post a new ARM®-based Processors Digital Signal Processors Microcontrollers OMAP TM Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums
rch through 1,296,244 questions ie a support forum to post a new @.based Processors al Signal Processors ocontrollers xP TM Applications Processors	s and answers in TI E2E Community question Amplifiers Broadband RF/IF & Digital Radio Clocks & Timers Data Converters	Advan DLP® & MEMS Interface Logic Power Management	Applications Tools & Software Wireless Connectivity See all support forums here >

Acknowledgements

A special thanks to Jerald Graeme, whom we honorably dub "The Godfather of $1/\beta$ " for his work at Burr-Brown Corporation, et ali, in research and writing about Op Amp Stability using $1/\beta$.

Jerald Graeme Brief Biography:

From: http://electronicdesign.com/analog/jerald-graeme

When ICs and op amps were separate devices, Jerald Graeme was among the first to develop a combined IC op amp while at Burr-Brown, in a 1968 team effort with Motorola. He designed many more op amps and video amplifiers whose precision, high speed, or low drift amplification made them a very useful component in a variety of analog applications. Nine U.S. patents and numerous foreign counterparts resulted from these designs. The internationally acknowledged authority on electronic amplifiers wrote five very popular books about op amps, the latest being Photodiode Amplifiers: Op Amp Solutions and Optimizing Op Amp Performance. The latter, subtitled "A new approach for maximizing op amp behavior in circuit designs without extensive mathematical analysis," offers design equations and models that reflect real-world op amp behavior and makes analysis of difficult-looking configurations easy. Graeme's earlier books are: Op Amps: Design and Application, Designing with Operational Amplifiers, and Amplifier Applications of Op Amps. He expects signal processing with op amps to be the domain of digital devices, but they will still require an analog interface to integrate with real-world items like process control or avionics.

Jerald Graeme Books:

http://www.amazon.com/Jerald-G.-Graeme/e/B001HO9X60

🖊 Texas Instruments

82





Appendix No.	Title	Description/Stability Technique	When to use the Stability Technique
1	Op Amp Output Impedance	Zo vs Zout difference and datasheet curves	Zo is a key parameter for stability analysis
	Pole and Zero:	Closed loop magnitude and phase shifts of a signal	Magnitude and phase shift at a frequency of
2	Magnitude and Phase on Bode Plots	frequency due to poles and zeroes on a Bode Plot	interest for closed loop poles and zeroes
		How to avoid problems when using dual feedback	Key tool in analyzing op amp circuits that use
3	Dual Feedback Paths and 1/β	paths for stability compensation	dual feedback for stability
		Oscillations and causes not seen in loop gain stability	Check all designs to avoid oscillations that do
4	Non-Loop Stability Problems	simulations	not show up in SPICE simulation
			Output Cload, Note: accuracy of output is
5	Riso (Output Cload)	Stability: Isolation resistor with feedback at op amp	dependent upon load current
6	High Gain and CF (Output Cload)	Stability : High gain circuits and a feedback capacitor	Output Cload, closed loop gain >20dB
			Input Cload, non-inverting gain, large value
7	CF Non-Inverting (Input Cload)	Stability : Non-inverting gain and feedback capacitor	input resistor
			Input Cload, non-inverting gain, large value
8	CF Inverting (Input Cload)	Stability: Inverting gain and feedback capacitor	input resistor, photodiode type circuits
	Noise Gain Inverting and	, , , , , , , , , , , , , , , , , , , ,	
9	Non-Inverting (Output Cload)	Stability: Noise Gain added by input R-C network	Output Cload, closed loop gain <20dB
		Stability: Noise Gain (input R-C) and feedback	Output Cload, Loaded Aol has a second pole
10	Noise Gain and CF (Output Cload)	capacitor	located >20dB
			Output Cload, no access to -input, monolithic,
			integrated difference amplifiers, complex
11	Output Pin Compensation (Output Cload)	Stability: Series R-C on op amp output to ground	feedback where not practical to use -input
	Riso w/Dual Feedback (Output Cload)	Stability: Isolation resistor with two feedback paths -	Output Cload, some additional Vdrop across
12	- Zo, 1/β, Aol Technique	analysis by Zo, 1/β, and Aol technique	isolation resistor is okay, accurate Vout at load
	Riso w/Dual Feedback (Output Cload)	Stability: Isolation resistor with two feedback paths -	Output Cload, some additional Vdrop across
13	- 1/β, Loaded Aol Technique	analysis by 1/β, and Loaded Aol technique	isolation resistor is okay, accurate Vout at load
			Output Cload, some additional Vdrop across
			isolation resistor is okay, accurate Vout at
	Riso w/Dual Feedback plus RFx (Output Cload)	Stability: Isolation resistor with two feedback paths -	load. RFx can provide wider BW control at
14	- 1/β, Loaded Aol Technique	analysis by 1/β, and Loaded Aol technique	output load.
			Output Cload, difference amp configuration,
15	Discrete Difference Amplifier (Output Cload)	Stability: Balanced use of noise gain (series R-C)	any closed loop gain 85





 R_0 is the Open Loop Output Resistance of an op amp. R_{OUT} is defined as the Closed Loop Output Resistance of an op amp. This slide emphasizes the important difference between these two different resistances.

 R_{O} and R_{OUT} are related. R_{OUT} is R_{O} reduced by loop gain. This slide will define the op amp model used for the derivation of R_{OUT} from R_{O} . This simplified op amp model focuses solely on the basic DC characteristics of an op amp. A high input resistance (100m Ω to $G\Omega$), R_{DIFF} develops an error voltage across it, V_{E} , due to the voltage differences between -IN and +IN. The error voltage , V_{E} , is amplified by the open loop gain factor AoI and becomes V_{O} . In series with V_{O} to the output, V_{OUT} , is R_{O} , the open loop output resistance.



Using the op amp model in the previous slide we can solve for R_{OUT} as a function of R_O and Aol β . We see that Aol β , loop gain, reduces R_O so that the output resistance of the op amp with feedback, R_{OUT} , will be much lower than R_O , for large values of Aol β .



This slide emphasizes the differences between Ro and Rout.



















Spice Compared with Calculated Analysis

SPICE AC Analysis: For best accuracy use highest resolution i.e. maximum "Number of Points"

Start frequency	1	[Hz]	🖌 ОК
End frequency	10M	[Hz]	X Cance
Number of points	10000		? Help
Sweep type	C Logarithmic		
Diagram ∏ Amplitude	∏ <u>N</u> yquist		
E Phase	🕞 Group Delay		

f	Magnitude	Magnitude	Phase	Phase
(Hz)	(dB)	(dB)	(deg)	(deg)
	Calculated	SPICE	Calculated	SPICE
9.22017300E+01	20.6263744	20.624635	-89.04706182	-89.067371
3.92458800E+03	-23.97775119	-24.084018	-165.49354967	-163.475026

Note:

1) SPICE analysis accounts for loop gain effects and closed loop phase shifts due to op amp Aol.

2) Calculated results do not account for loop gain effects and closed loop phase shifts due to op amp Aol.

🜵 Texas Instruments









In this slide we see an op amp circuit which uses two feedback paths. The first feedback path, FB#1, is out of the op amp, through Riso and CL back through RF and RI to the –input of the op amp. The second feedback, FB#2, is out of the op amp, through CF and back to the –input of the op amp. The equivalent 1/ β plots for each of these feedbacks are plotted separately. When more than one feedback path is used around an op amp the feedback path which feeds back the largest voltage to the op amp's input will become the dominant feedback path. This implies that if 1/ β is plotted for each feedback that the feedback with the lowest 1/ β at a given frequency will dominate at that point. Remember that the smallest 1/ β implies the largest β and since $\beta = V_{FB}/V_{OUT}$, the largest β implies the most voltage fed back to the input of the op amp. An easy analogy to remember is that if two people are talking to you in one ear which person do you hear the easiest – the one talking the loudest! So the op amp will "listen" to the feedback path with the largest β or smallest 1/ β . The net 1/ β plot the op amp sees is the lower one at any frequency of FB#1 or FB#2.



When using dual feedback paths around op amp circuits the largest β path will dominate. An easy analogy to remember is that if two people are talking to you in one ear which person do you hear the easiest – the one talking the loudest! So the op amp will "listen" to the feedback path with the largest β or smallest 1/ β . The net 1/ β plot the op amp sees is the lower one at any frequency of FB#1 or FB#2.



When using dual feedback paths around an op amp there is one extremely important case to avoid – the "BIG NOT". As demonstrated in this slide there op amp circuits which can result in feedback paths that create the BIG NOT, which is seen in the net 1/ β plot that contains a net 1/ β slope which changes from +20db/decade to -20dB/decade abruptly. This rapid change implies a complex conjugate pole in the 1/ β plot with a small damping ratio, ζ , which is therefore a complex conjugate zero in the Loop Gain plot. Complex zeros and poles create a +/-90 degree phase shift at the frequency of the complex zero/complex pole. In addition the phase slope around a complex zero/complex pole can range from +/-90 degrees to +/-180 degrees in a narrow frequency band around the frequency location of the occurrence. Complex zero/complex pole occurrences can cause severe gain peaking in the closed loop op amp response. This can be very undesirable especially in power op amp circuits.



The phase plot for a complex conjugate pole is shown in this slide. It is clear that, depending upon the damping factor, the phase shift can be dramatically different than one for a simple double pole which we would expect to be -90 degree shift at the frequency and a -90 degree/decade slope (damping factor=1).



This Dual Feedback and $1/\beta$ example demonstrates the Riso w/Dual Feedback circuit. FB#1, through RF, provides direct feedback across the load, CL, and thereby forces Vout to equal VREF. FB#2, through CF, provides a second feedback path, which dominates at high frequency, to guarantee stable operation. Riso creates the isolation between FB#1 and FB#2.


The Zo External Model shown above allows for us to measure the effects of Zo interacting with Riso, CL, RF, and CF on 1/Beta. In our Zo External Model set Ro = Ro for OPA177, measured to be 60 ohms. The voltage-controlled–voltage-source, VCV1 isolated our op amp macromodel, U1, from Ro, Riso, CL, CF, and RF. VCV1 is set to x1 to keep the data sheet Aol gain the same. Remove any large DC load since we want to analyze this circuit under worst case stability conditions which will be with CL only and our calculated unloaded Zo (Ro=60 ohms for this case). VOA is an internal node to the op amp which in the real world cannot be measured. It is also not easy to access this internal node on many SPICE macromodels. 1/Beta is analyzed relative to VOA to include the effects of Ro, Riso, CL, CF, and RF. Final stability simulation in SPICE, without using the Zo External Model cannot plot 1/Beta but can plot Loop Gain to confirm our analysis using the ZO External Model.



For this Riso with Dual Feedback topology can analyze each feedback path, FB#1 and FB#2 independently and plot their resulting $1/\beta$ plots on the Aol curve of the op amp. The net $1/\beta$ the op amp will respond to will be the lowest $1/\beta$ of either FB#1 or FB#2 at any point in frequency.



For our Dual Feedback example we see the $1/\beta$ plotted for each feedback path, FB#1 and FB#2, independently with the net $1/\beta$ being the lower of the two that any point in frequency.



We will use the circuit above to purposely create the BIG NOT.



By adjusting FB#2 improperly we are able to create the BIG NOT in the net $1/\beta$ plot.



SPICE analysis of our BIG NOT circuit confirms we have created the BIG NOT in the $1/\beta$ plot.



Loop gain confirms that our BIG NOT circuit has a very abrupt phase shift around 2kHz.



We will use this circuit to run a transient closed loop analysis to see how our BIG NOT circuit would perform in the real world.



A closed loop transient test of our BIG NOT circuit shows we do not end up with desirable results for a disturbance in the op amp circuit.





There are common Non-Loop Stability issues we need to be aware of.



To clarify Non-Loop Stability issues we see above that oscillations at any frequency beyond fcl ARE NOT Loop Stability issues that are predictable by Loop Gain Analysis or SPICE simulations.



To help easily diagnose what the cause of instability is we need to know the answers to a few simple questions as shown above.



The infamous input bias impedance matching resistor can become a problem for AC frequencies if proper design considerations are not used.



When dealing with high current output traces we need to take the necessary precautions to keep low impedance output traces away from high impedances input traces.



Supply lines can present Non-Loop Stability problems as shown above.



Solutions to power supply line problems are easy and good design practice in general as shown above.



Grounding can also present Non-Loop Stability problems much like power supply line problems as we see here. Again the solution is good design practice.



The last common Non-Loop stability problem has to do with Semiconductor IC output stage topologies in Op Amps as shown. Again the solution is fairly simple if it is designed in up front.





A loop gain analysis circuit can be used to analyze the "Loaded Aol" due to CLoad. As shown here the "Loaded Aol" curve due to CLoad, 1uF, has an additional pole in it around 3kHz, fp2. fp1 is the original pole in the Aol curve of the op amp before CLoad is applied. Since the circuit is running as a unity gain follower $1/\beta$ is 0dB and at fcl, where $1/\beta$ intersects the Loaded Aol curve we see a 40dB/decade rate-of-closure which is UNSTABLE by our rate-of-closure criteria.



Our stability analysis of the effects of capacitive loading on an op amp will be simplified by the introduction of the "Loaded Aol Model". As shown in this slide the data sheet Aol curve is followed by the op amp output resistance, Ro. The capacitive load, CLoad, in conjunction with Ro will form an additional pole in the Aol plot and may be represented by a new "Loaded Aol" plot. The Ro-CLoad network form the "Aol Load" on the original op amp "Aol".



The data sheet Aol is loaded by the Ro-CLoad load network as shown here. The additional pole, fp2, due to Ro and CLoad is computed here.



The op amp original "Aol" is "multiplied" by the "Aol Load" to yield the resultant "Loaded Aol" curve. On dB plots linear multiplication is performed by adding the curves in dB. As shown above it becomes easy to see the resultant "Loaded Aol" by adding the op amp original "Aol" plus the "Aol Load" formed by Ro-CLoad.



The Loaded Aol caused by CLoad, 1uF, will result in Loop Gain phase margin at fcl of only 0.548 degrees. This is definitely and UNSTABLE circuit as it stands here.



One way to compensate the op amp circuit for CLoad is to add Riso Compensation. Note the point of feedback for the circuit is still taken directly at the output of the op amp. The addition of Riso will add a zero into the "Loaded Aol" curve and stabilize the circuit.



The Riso Compensation will add fz1 into the "Loaded Aol" which will result in a - 20dB/decade slope crossing 0db at fcl. This will result in a stable circuit by our rate-of-closure criteria of 20dB/decade indicating stability.



Our stability analysis using the "Loaded Aol Model" will be analyzed for the addition of the Riso Compensation. The data sheet Aol curve is followed by the op amp output resistance, Ro, Riso Compensation, Riso and load capacitance, CLoad. Note the point of feedback is between Ro and Riso. The capacitive load, CLoad, in conjunction with Ro and Riso will form an additional pole in the Loaded Aol plot. The capacitive load, CLoad, in conjunction with Riso and Riso will add a zero in the Loaded Aol plot.



The data sheet Aol is loaded by the Ro-Riso-CLoad load network as shown here. The additional pole, fp2, due to Ro + Riso and CLoad is computed here. Also we see a zero, fz1, formed by Riso and Cload.



The op amp original "Aol" is "multiplied" by the "Aol Load" with Riso Compensation to yield the resultant "Loaded Aol" curve. On dB plots linear multiplication is performed by adding the curves in dB. As shown above it becomes easy to see the resultant "Loaded Aol" by adding the op amp original "Aol" plus the "Aol Load" formed by the Ro-Riso-CLoad combination.

Riso Compensation Design Steps
 Determine fp2 in Loaded Aol due to CLoad A) Measure in SPICE with CLoad on Op Amp Output
2) Plot fp2 on original Aol to create new Loaded Aol
 3) Add Desired fz2 on to Loaded Aol Plot for Riso Compensation A) Keep fz1 ≤ 10*fp2 (Case A) B) Or keep the Loaded Aol Magnitude at fz1 ≥ 0dB (Case B) (fz1≥10dB will allow for Aol variation of ½ Decade in Unity Gain Bandwidth)
Compute value for Riso based on plotted fz1
5) SPICE simulation with Riso for Loop Gain (Aol β) Magnitude and Phase
6) Adjust Riso Compensation if greater Loop Gain (Aol β) phase margin desired
 7) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 8) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability B) Determine if settling time is acceptable for end application
🜵 Texas Instruments

The Riso Compensation design steps are outlined here. Two cases, Case A and Case B, will be presented. Rules-of-thumb will be presented to yield best stability on first pass analysis.



Two different CLoads will be analyzed to show rules-of-thumb to get the best stability using Riso Compensation. Case A will use CLoad = 1uF and Case B will used CLoad = 2.9nF. By setting Riso = 0 ohms we can easily analyze the Loaded Aol for each case without Riso Compensation. From above Loaded Aol plots we can use the phase plots to determine the pole locations of fp2 for each of Case A, CLoad=1uF and Case B, CLoad=2.9nF.

From above we have completed Steps 1 and 2 for the Riso Compensation Design:

- 1) Determine fp2 in Loaded Aol due to CLoad
 - A) Measure in SPICE with CLoad on Op Amp Output
- 2) Plot fp2 on original Aol to create new Loaded Aol



Our Loaded Aol curves for Case A, CLoad=1uF and Case B, CLoad=2.9nF, found using Step 1 and Step 2, are shown above. We can add straight line approximations to the magnitude plot (-20dB/decade slope) to indicate how and where we want to modify the Loaded Aol curve so the unity gain buffer ($1/\beta = 0dB$) will be stable with each respective capacitive load. These lines are added per the recommended rules-ofthumb below in Step 3.

From above we have completed Step 3 for the Riso Compensation Design:

 Add Desired fz2 on to Loaded Aol Plot for Riso Compensation

A) Keep fz1 \leq 10*fp2 (Case A)

 B) Or keep the Loaded Aol Magnitude at fz1 <u>></u> 0dB (Case B)

(fz1<u>></u>10dB will allow for Aol variation of ½ Decade in Unity Gain Bandwidth)



From Riso Compensation Design Step 3 we know the respective locations we want for fz1. From that we can compute Riso and choose a standard resistor value.

From above we have completed Step 4 for the Riso Compensation Design:

4) Compute value for Riso based on plotted fz1



Design Step 5 for Riso Compensation is to check the final Riso value chosen by a loop gain plot on the complete op amp circuit. We see from above that for Case A, CLoad=1uF, at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 87.5 degrees. Step 6 is to adjust Riso for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 87.5 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the Riso Compensation Design:

- 5) SPICE simulation with Riso for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust Riso Compensation if greater Loop Gain (Aolβ) phase margin desired


Design Step 5 for Riso Compensation is to check the final Riso value chosen by a loop gain plot on the complete op amp circuit. We see from above that for Case B, CLoad=2.9nF, at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 54.2 degrees. Step 6 is to adjust Riso for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 54.2 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the Riso Compensation Design:

- 5) SPICE simulation with Riso for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust Riso Compensation if greater Loop Gain (Aolβ) phase margin desired



Design Step 7 for Riso Compensation is to check the closed loop AC response over frequency. From above, for Case A, CLoad=1uF, we see the closed loop AC response for both the output of the op amp, VOA, and the output after Riso, VOUT. If this closed loop bandwidth is not acceptable for the final application we will need to consider other capacitive stability techniques (see Appendix) or a different op amp or different load capacitance value.

From above we have completed Step 7 for the Riso Compensation Design:

- 7) Check closed loop AC response for VOUT/VIN
 - A) Look for peaking which indicates marginal stability
 - B) Check if closed AC response is acceptable for end application



Design Step 8 for Riso Compensation is to check the closed loop transient response. From above, for Case A, CLoad=1uF, we see the closed loop Transient response for both the output of the op amp, VOA, and the output after Riso, VOUT show no signs of excessive overshoot or ringing before settling.

From above we have completed Step 7 for the Riso Compensation Design:

8) Check Transient response for VOUT/VIN

A) Overshoot and ringing in the time domain indicates marginal stability



The Riso Compensation has one key design consideration with regards to accuracy at VOUT for heavy loads. The feedback for voltage accuracy is directly at the output of the op amp and the VOUT at the load is isolated by Riso. If output currents are large and depending upon the value of Riso the voltage at VOUT will not be the voltage at VIN for the unity gain follower shown above. If this is a problem in the end application a different compensation technique for the CLoad will need to be used (see Appendix for alternative compensation methods for output capacitive loads).

































The CF Compensation design steps are outlined here. Rules-of-thumb are presented to yield best stability on first pass analysis.























We can use our SPICE Loop Gain Test circuit above to plot AoI and 1/ β for this Gain = -1 circuit. Note that the 1/ β curve has a zero in it at 104kHz. At fcl, where Loop Gain (AoI β) goes to zero, we see that the 1/ β curve intersects the AoI at a rate-of-closure that is 40dB/decade which by our criteria implies an UNSTABLE circuit.



To properly analyze this circuit and thus properly compensate it for stability we first must analyze the OPA140 op amp input capacitance. The datasheet excerpt for the OPA140 is shown here with Input Impedance parameters for Differential and Common-Mode. The input capacitance model for the OPA140 is also shown. From the data sheet we can assign values for the capacitances shown, Ccm+, Ccm-, and Cdiff.



From our input capacitance model for the OPA140 and the circuit topology it is configured in we see there is a net input capacitance, Cin_eq which will affect our feedback factor, β , over frequency. Since the Cin_eq capacitor is buffered by RF, 180k ohm resistor, there are no loading effects on AoI with this circuit topology and so the AoI remains unchanged.



Our β network is shown above. β is easy to compute if one sets VOUT = 1. β =(input impedance)/(feedback impedance + input impedance). Recall that 1/ β is just the reciprocal of β . From our derived and simplified equations above we see a zero, fz1, in the 1/ β plot due to RF, RI and Cin_eq. Note that although our closed loop gain is -1 our 1/ β is at 6dB or x2. Remember our earlier discussion of noise gain and to view the op amp, from a loop gain view, to always be running in a noise gain equivalent to putting a noise source on the +input of the op amp and running in the non-inverting gain based on feedback and input impedances from output to –input.

 CF Compensation Design Steps 1) Determine fz1 in 1/β due to Cin_eq A) Measure in SPICE OR B) Compute by Datasheet C_{DIFF}and C_{CM} and Circuit RF and RI
2) Plot $1/\beta$ with fz1 on original Aol
 3) Add Desired fp1 on 1/β for CF Compensation A) Keep fp1 ≤ 10*fz1 B) Keep fp1 ≤ 1/10 * fcl
Compute value for CF based on plotted fp1
5) SPICE simulation with CF for Loop Gain (Aol β) Magnitude and Phase
6) Adjust CF Compensation if greater Loop Gain (Aol β) phase margin desired
 7) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 8) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
177 Ma Texas Instruments

The CF Compensation design steps are outlined here. Rules-of-thumb are presented to yield best stability on first pass analysis.



Using our Loop Gain Test circuit in SPICE we can plot the AoI and 1/ β for the uncompensated circuit as shown above. For best stability results on first pass we use the recommended rules-of-thumb shown and draw in what we want the final 1/ β curve to look like. Based on this graphical approach we see we need a pole, fp1, added into the 1/ β curve to allow the compensated 1/ β to intersect the AoI at a rate-of-closure which is 20db/decade and thus stable by our criteria.

From above we have completed Steps 1, 2, and 3 for the CF Compensation Design:

- 1) Determine fz1 in $1/\beta$ due to Cin_eq
 - A) Measure in SPICE
 - B) Compute by Datasheet C_{DIFF} and C_{CM} and Circuit RF and RI
- 2) Plot $1/\beta$ with fz1 on original Aol
- Add Desired fp1 on 1/β for CF Compensation
A) Keep fp1 \leq 10*fz1 B) Keep fp1 \leq 1/10 * fcl



Our β network is shown above. β is easy to compute if one sets VOUT = 1. β =(input impedance)/(feedback impedance + input impedance). Recall that 1/ β is just the reciprocal of β . From our derived and simplified equations above we see a zero, fz1, in the 1/ β plot due to RF, RI, Cin_eq, and CF. Note that although our closed loop gain is -1 our 1/ β is at 6dB or x2. Remember our earlier discussion of noise gain and to view the op amp, from a loop gain view, to always be running in a noise gain equivalent to putting a noise source on the +input of the op amp and running in the non-inverting gain based on feedback and input impedances from output to –input. Note that with the addition of CF Compensation the 1/ β zero, fz1, is moved to a lower frequency since CF is in parallel with Cin_eq to determine the location of fz1. However, to choose the CF Compensation pole, fp1, it is only dependent upon Rf and CF.

From above we have completed Step 4 for the CF Compensation Design:

4) Compute value for CF based on plotted fp1



Design Step 5 for CF Compensation is to check the final CF value chosen by a loop gain plot on the complete op amp circuit. We see from above that at fcl, where Loop Gain (Aol β) goes to zero, the phase margin is 68 degrees. Step 6 is to adjust CF for more phase margin if we are not satisfied with our first analysis and re-run the loop gain and phase plot to check the final design. Here we are happy with 68 degrees of Loop Gain (Aol β) phase margin.

From above we have completed Steps 5 & 6 for the CF Compensation Design:

- 5) SPICE simulation with CF for Loop Gain (Aolβ) Magnitude and Phase
- 6) Adjust CF Compensation if greater Loop Gain (Aolβ) phase margin desired



Design Step 7 for CF Compensation is to check the closed loop AC response over frequency. From above, see the closed loop AC response for both the output of the op amp, VOUT. If this closed loop bandwidth is not acceptable for the final application we will need to consider other capacitive stability techniques (see Appendix) or a different op amp or different feedback and input resistor values of lower values.

From above we have completed Step 7 for the CF Compensation Design:

- 7) Check closed loop AC response for VOUT/VIN
 - A) Look for peaking which indicates marginal stability
 - B) Check if closed AC response is acceptable for end application



Design Step 8 for CF Compensation is to check the closed loop transient response. From above we see the closed loop Transient response for VOUT shows no signs of excessive overshoot or ringing before settling.

From above we have completed Step 7 for the CF Compensation Design:

8) Check Transient response for VOUT/VIN

A) Overshoot and ringing in the time domain indicates marginal stability









Noise-Gain Compensation Design Steps
 Break the loop and plot Aol and 1/ β A. Determine fp2 in Loaded Aol due to Cload B. Determine Aol Magnitude at fp2, Aol(fp2)
 Select RN so 1/β_Hi-f ≥ Aol(fp2) +3dB 1/β_Hi-f: the High-Frequency 1/β magnitude A. Plot 1/β_Hi-f and determine new fcl
 3) Select value for CN based on required fp3 frequency A) Keep fp3 ≤ fcl/10 B) To prevent AolB phase dip, Keep fp3 ≤ 10*fz1
4) SPICE simulation with Riso for Loop Gain (Aol β) Magnitude and Phase
5) Adjust CN if greater Loop Gain (Aol β) phase margin desired
 6) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 7) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
👋 Texas Instruments

The Riso Compensation design steps are outlined here. Two cases, Case A and Case B, will be presented. Rules-of-thumb will be presented to yield best stability on first pass analysis.





























Noise Gain and CF Compensation Design Steps
1) Define min and max load condition
2) SPICE simulation for Loaded Aol curves (min and max load)
 3) Plot Desired 1/β on Loaded Aol curves (min and max load) A) Use Noise Gain and CF Compensation
4) From Desired 1/ β detemine fp3, fp4, and Mid-Band Gain
5) Compute values for RF, CF, Rn, Cn based on plotted fp3, fp4, Mid-Band Gain
6) SPICE simulation w/final compensation for Loop Gain (Aol β) Magnitude and Phase
7) Adjust Compensation if greater Loop Gain (Aol β) phase margin desired
 8) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 9) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
202
👋 Texas Instruments

The CF Compensation design steps are outlined here. Rules-of-thumb will be present to yield best stability on first pass analysis.





1) Loaded Aol_A Curve:

fp1_A is low frequency pole from op amp unloaded Aol down around 1Hz. fp2_A is second pole in Loaded Aol_A due to Zo and CLoad.

2) Loaded Aol_B Curve:

fp1_B is low frequency pole in Loaded AoI due to lower resistive loading of 1.25 ohms on CMOS output. fp2_B is second pole in Loaded AoI_A due to Zo and CLoad.

3) Desired 1/β Curve:

fz1 and fp3 are a zero and pole due t noise gain set by Rn and Cn. We do not need to know exact location of fz1 since once we set fp3, fz1 can be seen graphically by using a +20dB/decade slope from fp3 down in frequency to the DC gain of 0dB. Noise gain fp3 is easy to find and compute.

fp4 is due to CF.

fz1 is the result of high frequency $1/\beta$ going to 0dB due to CF acting as a short at high frequencies.

All we need from our drawn, Desired $1/\beta$ curve is fp3, Mid-Band Gain and fp4. The other $1/\beta$ zeroes will occur as plotted by the nature of the input and feedback networks containing only one reactive element.

General considerations:

Because of the large difference between the two loaded Aol curves at high frequency it is necessary to plot the Desired $1/\beta$ as the best compromise to keep

most phase margin for the two cases. This is shown here. We will strive for better than 45 degrees phase margin for each case to allow for Aol shifts in the real world. A worst case Aol frequency shift at the Unity Gain Bandwidth (UGBW), over process and temperature, can be estimated as ½*UGBW to 1.5*UGBW. For best "Phase Buffer" we prefer to keep fp3 and fz1 one decade apart. We cannot quite do that here so we compromise as shown.
























Output Pin Compensation Design Steps
1) SPICE simulation for Loaded Aol curves (min and max load)
2) Measure Zo in SPICE
3) Determine if CLoad is on resistive portion of Zo
4) Plot Loaded Aol Original and Loaded Aol New for Ouptut Pin Compensation
5) Compute Rco and Cco and check Loaded Aol New in SPICE
6) SPICE simulation w/final compensation for Loop Gain (Aol β) Magnitude and Phase
7) Adjust Compensation if greater Loop Gain (Aol β) phase margin desired
 8) Check closed loop AC response for VOUT/VIN A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 9) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
217 V Texas Instruments

The CF Compensation design steps are outlined here. Rules-of-thumb will be present to yield best stability on first pass analysis.









































The Riso Compensation design steps are outlined here. Two cases, Case A and Case B, will be presented. Rules-of-thumb will be presented to yield best stability on first pass analysis.





For many op amp application circuits is will be necessary to know the op amp Open Loop Small Signal AC Output Impedance, Zo. Often this can be obtained from the op amp data sheet. Many op amp SPICE macromodels properly model Zo. If the data sheet contains a Zo curve we can easily check the macromodel for Zo accuracy. The test circuit here uses inductor, LT, in the feedback path to act as a short for the DC Operating Point analysis. The capacitor, CT, on the – input to ground is open for DC Analysis and will be a short for all frequencies of interest during the AC Analysis. Current Generator, IG1, is set to DC Current =0 and selected as AC Current of 1. During the AC Analysis IG1 injects current into the output, Vout, and the op amp is open loop. AC Analysis reports Vout in dB over frequency as a ratio of Vout/IG1 which is Zo, in dB. To convert Zo in dB to Zo in ohms simply change the y-axis scaling from dB-Linear to logarithmic.



































































































Discrete Difference Amplifier Compensation Design Steps
1) SPICE simulation for Loaded Aol curves
 2) Plot Desired 1/β on Loaded Aol curves A) Use Noise Gain Compensation
3) From Desired 1/ β determine fp and 1/ β _Hif
4) Compute values for Rn, Cn based on fp and $1/\beta$ _Hif
5) SPICE simulation w/final compensation for Loop Gain (Aol β) Magnitude and Phase
6) Adjust Compensation if greater Loop Gain (Aol β) phase margin desired
 7) Add Rnp-Cnp to +input of Difference Amplifier for flat VOUT/VIN Response A) Look for peaking which indicates marginal stability B) Check if closed AC response is acceptable for end application
 8) Check Transient response for VOUT/VIN A) Overshoot and ringing in the time domain indicates marginal stability
290
🔱 Texas Instruments

The CF Compensation design steps are outlined here. Rules-of-thumb will be present to yield best stability on first pass analysis.



























