Operational Amplifier Stability Part 8 of 15: Cap Load Stability: Noise Gain & CF

By Tim Green

Linear Applications Engineering Manager, Burr-Brown Products from Texas Instruments

Part 6 of this series was the beginning of a new Electrical Engineering tune "There must be six ways to leave your capacitive load stable". The six ways are Riso, High Gain & CF, Noise Gain, Noise Gain & CF; Output Pin Compensation, and Riso w/dual feedback. Part 6 covered Riso, High Gain & CF, and Noise Gain. Part 7 reinvestigated Z_O, small signal AC output impedance, for both bipolar emitter-follower and CMOS RRO op amps. Now in Part 8 we will return our focus to stabilizing capacitive loads by studying Noise Gain & CF.

Our investigation will make use of familiar tools from our stability analysis tool kit (Z_O analysis, modified Aol curve creation, first order analysis & synthesis, Tina SPICE loop stability simulation, Tina SPICE transient simulation, and Tina SPICE Vout/Vin AC transfer function analysis). The Noise Gain & CF techniques presented have been confirmed to work as predicted in real-world, actually-built circuits at some time over the last 24years. However, due to resource limitations, each circuit specifically presented here has not been built, but rather is left to the reader as an exercise or the application of each technique to his/her own individual application (i.e. analyze, synthesize, simulate, build and test).

Noise Gain & CF compensation will be split into two different cases: Noise Gain & CF Inverting and Noise Gain & CF Non-Inverting. As the names imply the difference will be if the op amp circuit configuration is either inverting or non-inverting, respectively.

OP Amp for Noise Gain & CF Capacitive Load Stability Analysis

Our op amp of choice for Noise Gain & CF capacitive load analysis will be a CMOS RRIO op amp with specifications as detailed in Fig. 8.1. The OPA348 is a low quiescent current (65uA) op amp optimized for single supply operation (2.7V to 5.5V) with beyond rail-to-rail input (greater than 0.2V beyond either supply) and rail-to-rail output (Vsat = 25mV @ lout = 27uA). The OPA348 will also provide output current of 5ma at a saturation voltage of 1V max. Since this is a CMOS RRO op amp we will need to know its open loop output impedance to create a modified Aol curve for our loop stability synthesis.

OPA348 1MHz, 45uA, CMOS, RRIO Operational Amplifier

Input Specs




Offset Voltage	5mV max	Open Loop Gain, RL = 100k	108dB typ
Offset Drift	4uV/C	Open Loop Gain, RL = 5k	98dB typ
Input Voltage Range	(V-)-0.2V to (V+)+0.2V	Gain Bandwidth Product	1 MHz
Common-Mode Rejection Ratio	82dB typ	Slew Rate	0.5V/us
Input Bias Current	10pA max	Overload Recovery Time	1.6us
		Total Harmonic Distortion + Noise	0.0023%, f=1kHz
Noise		Setling Time, 0.01%	
Input Voltage Noise	10uVpp, f=0.1Hz to 10Hz		
Input Voltage Noise Density	35nV/rt-Hz @1kHz	Supply Specs	
Input Voltage Noise Density Input Current Noise Density	35nV/rt-Hz @1kHz 4fA/rt-Hz	Supply Specs Specified Voltage Range	2.5V to 5.5V
,			2.5V to 5.5V 65uA max
,		Specified Voltage Range	
Input Current Noise Density		Specified Voltage Range Quiescent Current	65uA max
Input Current Noise Density Output Specs	4fA/rt-Hz	Specified Voltage Range Quiescent Current	65uA max
Input Current Noise Density Output Specs Vsat @ lout = 27uA	4fA/rt-Hz 25mV max	Specified Voltage Range Quiescent Current Over Temperature	65uA max

AC Specs

Fig. 8.1: Typical CMOS RRIO Op Amp

Noise Gain & CF Inverting

A very common application (shown in Fig. 8.2) where the Noise Gain & CF compensation will be used is in applications involving a low voltage supply where a reference voltage is created at ½ of the supply voltage. For good response to AC load transients on the output of this type of a reference a capacitor is usually placed directly at the output of the op amp. This "charge bucket" provides an immediate reserve for high frequency load transients while the op amp accurately recharges the capacitor and keeps the overall DC voltage to its programmed level. Noise Gain & CF Inverting analysis will use the circuit in this slide where the op amp is powered from a -5V and ground. The input signal is a +5V through a gain of -1/2 to create a resultant -2.5V reference output. We will design for a 500 ohm load implying a -5mA load current.



1/2 Supply Negative Reference

Fig. 8.2: One-Half Supply Negative Reference

In order to predict what effect our capacitive load has on our AoI curve we need to first find out what Z_O is for our given DC load of -5mA. We will use the techniques and model for CMOS RRO Z_O presented in "Part 7 of 15: When Does R_O Become Z_O ?" In Fig. 8.3 L1 is a 1 Tera-Henry inductor and RI sets the load current through the output of U1. For DC L1 is a short and correspondingly an open for any AC frequencies of interest. By driving U1 output with a 1Apk AC current generator, which is swept over frequency, VOA becomes directly Z_O .




Fig. 8.3: Zo Test Circuit

The results of our Tina SPICE analysis AC analysis are shown in Fig. 8.4. We see that for a -5mA DC load that Z_0 contains an R_0 component of 42.43 ohms and has a zero at fz=1.76kHz.





Fig. 8.4: Zo Tina SPICE Plots

We build our CMOS RRO model in Fig. 8.5. Given our measured results for Ro and fz we can quickly calculate CO and complete our Zo model for the OPA348 at a DC load current of -5mA.




Output is two GM (current gain) Stages
Output is *Current Source* GMO (ideal current source has infinite impedance)

Output Impedance (Z_0) is dominated by R_0 at High Frequencies Z_0 will look capacitive at Low and Medium Frequencies

Fig. 8.5: OPA348 Z_o Model

We are going to use superposition to create our predicted modified AoI curve due our capacitive load, CL. We begin in Fig. 8.6 by looking at the effect of CL without the effect of RL. Using our Z_O model we calculate fp2, the pole in our modified AoI curve due to the effects of Z_O and CL.



remember:

- 1) capacitors in series are like resistors in parallel
- 2) XC = 1/sC
- 3) XCeq = 1/sCO + 1/sCL
- 4) Ceq = 1/XCeq

Fig. 8.6: Modified AoI due to CL

In Fig. 8.7 we will look separately at the effect of RL and Z_O on the Aol Curve. fHP is our predicted pole in the modified AoI curve




Fig. 8.7: Modified AoI due to RL

To use the results of our superposition calculations to create our modified Aol curve we will need to have the unloaded Aol curve for the OPA348. We can get this from the manufacturer's data sheet or in this case measure it on our Tina SPICE macro-model for the OPA348 since we have inside knowledge that this macro-model matches the data sheet extremely accurately. Our unloaded Aol test circuit is in Fig. 8.8. Note how we create a DC operating point that matches our application without loading down the output of the op amp by using high value resistors. If SPICE analysis is done with the op amp in a saturated DC condition at the output (either positive or negative saturation) the Aol curve will not be correct since the MOSFET models used inside of the op amp macromodel will not be in a linear region of operation.




Fig. 8.8: Unloaded Aol Test Circuit




Fig. 8.9: Unloaded Aol Curve

Now in Fig. 8.10 we can finally combine all of our superposition analysis components to form our predicted modified Aol curve. On our unloaded Aol curve we plot the effects of $Z_{\rm O}$, CL, and RL. Since the unloaded Aol curve passes through our $Z_{\rm O}$ model it is "amplified" or "multiplied" by the $Z_{\rm O}$ model. Remember multiplication in linear math simply becomes addition on a Bode plot. Our predicted modified Aol curve shows about 80 dB from DC to fHP (149Hz) and then rolls off at -20dB/decade until fp2 (5.53kHz) where it changes to -40dB/decade





Fig. 8.10: Predicted Modified Aol Model

Before we look at the actual modified Aol curve versus our predicted modified Aol curve let us see, from a filter perspective, how far off our superposition technique is. Our net circuit with both RL and CL is shown in Fig. 8.11. An AC Tina SPICE analysis was done with results in Fig. 8.12. Results of our superposition rule-of-thumb analysis are shown as well as the actual frequency response form SPICE. Notice that our frequency prediction for fp2 is close to the actual but our prediction for fHP is off a bit. fHP was computed with CO and RL. By adding CL into the picture we expect that this would cause fHP to happen at a lower frequency since CL will reduce the net impedance across RL as frequency changes. If CL <CO/10, CO would have dominated and CL would not have been a significant factor. However, as a quick check for the shape of the curve and relative breakpoints we can use our simplified calculation techniques using superposition, cognizant that we expect a lower actual value in frequency for fHP.



Rule-of-Thumb Frequency 149.44Hz 5.53kHz
Actual Frequency 94.1Hz 5.99kHz



If CL < CO/10 then Rule-of-Thumb Frequency would have been much closer to Actual Frequency for f_{HP}.

Rule-of-Thumb close enough for sanity check on Tina SPICE Modified Aol Curve analysis.



Fig. 8.11: f_{HP} & fp2 Actual Frequencies Test Circuit




Fig. 8.12: f_{HP} & fp2 Actual Frequencies Test Results

Fig. 8.13 shows the test circuit for measuring the actual modified AoI curve. Notice how we have opened the closed loop op amp circuit between VOA and feedback point VT. CL is left connected directly to the output of the OPA348, U1. Now our modified AoI will be VOA/VFB.




Fig. 8.13: Modified AoI Test Circuit

Our Tina SPICE measured modified Aol curve is shown in Fig. 8.14. Note that are final values are f_{HP} =92.86Hz and fp2=6kHz. The results form our filter analysis using Tina were f_{HP} = 94.1Hz and fp2 = 5.99kHz. Our rule-of-thumb, superposition approach had yielded f_{HP} = 149.44Hz and fp2 = 5.53kHz. Again we emphasize that our rule-of-thumb, superposition approach is close enough for a conceptual and sanity check that the actual Tina SPICE analysis is correct.




Fig. 8.14: Modified AoI Tina SPICE Results

In Fig. 8.15 we compute our $1/\beta$ value with no stability compensation. A simple resistive divider of the output voltage yields a $1/\beta$ of 3.5dB.




Fig. 8.15: 1/b with No Stability Compensation

On our modified AoI plot we plot $1/\beta$ for our uncompensated circuit in Fig. 8.16. Notice that we immediately see a 40dB/decade rate-of-closure and by our rule-of-thumb an unstable circuit.




Fig. 8.16: Modified AoI Curve and 1/b

A Tina SPICE AC analysis of loop gain confirms our first order suspicions as shown in Fig. 8.17. Loop phase drops to 5 degrees at fcl where loop gain goes to 0dB. Although this circuit may not be an oscillator it is not one we wish to put into production at 1000 per month!




Fig. 8.17: Loop Gain without Stability Compensation

As another real world check we will do a transient test for stability using the circuit in Fig. 8.18.




Fig. 8.18: Typical CMOS RRIO Op Amp

Our Tina SPICE transient results in Fig. 8.19 show a very high overshoot and much ringing in the output waveform. This should make us suspicious that we want to add compensation for a more stable circuit.




Fig. 8.19: Transient Test without Stability Compensation

Now let's compensate our circuit for a stable design (see Fig. 8.20). First we plot our modified Aol curve due to CL and RL. We know our DC $1/\beta$ is 3.5dB. We se e we need to somehow intersect a modified Aol curve at a rate-of-closure that is 20dB/decade. If we just use Noise Gain we would need to raise the noise gain all the way up to 40dB (x100). Instead we can use a noise gain of 20dB (x10) and add CF to create a 20dB/decade rate-of-closure at fcl. First we start at fcl and work our way back with a -20dB/decade slope. Note that fpf is at least $\frac{1}{2}$ decade away from the modified Aol curve. This allows for a modified Aol curve that can shift up to $\frac{1}{2}$ decade to the left before we run into a marginal stability situation again. This is a good rule-of-thumb for the real world. Now we place fpn one decade to the left of fpf. fzn will naturally occur one decade to the left of fpn due to our noise gain compensation topology.




Fig. 8.20: First Order Plots for Compensation

To create our desired $1/\beta$ curve we will use a combination of Noise Gain and CF (feedback capacitor in parallel with RF) as shown in Fig. 8.21. Notice that this can be viewed as a summing amplifier with zero volts (ground) summed in through Cn and VCC through RI. The net AC transfer function form VOA/VCC we expect to be flat until we hit the pole created by RF in parallel with CF as shown in the Fig. 8.20.





Fig. 8.21: Typical CMOS RRIO Op Amp

Our Noise Gain & CF Inverting detailed compensation calculations are shown in Fig. 8.22. This analysis is simplified by breaking it into three parts. First the $1/\beta$ DC is computed with Cn and CF = open. Next the high frequency portion of the Noise Gain Compensation is computed by setting CF=open and Cn= short. fpn is created by the Noise Gain Compensation and easily computed. Finally the CF Compensation is computed by setting Cn to a short and computing a pole due to CF and RF. Closest standard component values are chosen in all cases. Smaller values of capacitors can be used if resistor values are all proportionally increased. However, larger value resistors will contribute to a higher overall noise value in the circuit. These design tradeoffs are application dependent.



Note: Larger values for RF & RI will reduce values of Cn & CF but will increase resistor noise contribution to VOA

Fig. 8.22: Compensation Calculation Details

Our completed Noise Gain & CF Inverting circuit is shown in Fig. 8.23. This single circuit allows us to plot Modified AoI, Loop Gain and $1/\beta$. We find it most convenient to do one AC simulation run and plot Modified AoI and $1/\beta$ followed by a second AC simulation for Loop Gain and Phase.




Fig. 8.23: Tina AC Circuit with Stability Compensation

For our completed circuit we see the $1/\beta$ and modified AoI curve plotted in Fig. 8.24. Comparing this to our first order analysis (Fig. 8.20) shows close comparison and we easily see our stability synthesis produced the desired results.




Fig. 8.24: Modified AoI & 1/b Tina Plots (with Stability Compensation)

Loop gain magnitude and phase plots shown in Fig. 8.25 show our desired loop phase margin of >45 degrees with loop phase never dipping below 45 degrees for frequency <fcl which assures us of not only a stable circuit but excellent transient response.




Fig. 8.25: Loop Gain Tina Plots (with Stability Compensation)

To confirm our overall closed loop bandwidth, V_{OUT}/V_{IN} , or specifically VOA/VG1, we will use the circuit in Fig. 8.26.




Fig. 8.26: V_{OUT}/V_{IN} AC Transfer Function Circuit (with Stability Compensation)

Tina simulation results in Fig. 8.27 show our closed loop AC response to match our first order predictions (see Fig. 8.20). -20dB/decade at fp until we reach fcl where it changes to -60dB/decade and follows the Modified Aol curve from there on down.




Fig. 8.27: V_{OUT}/V_{IN} AC Transfer Function (with Stability Compensation)

Let's also look at the transient response of our compensated circuit using the Tina SPICE circuit in Fig. 8.28. We expect a critically damped response.




Fig. 8.28: Tina Transient Circuit (with Stability Compensation)

And indeed, as Fig. 8.29 shows, there is a direct correlation between our AC plots which checked for stability and phase margin and the transient response. We see a predictable, well-behaved transient response indicative of about a 60 degree phase margin





Fig. 8.29: Transient Analysis (with Stability Compensation)

Noise Gain & CF Non-Inverting

For our Noise Gain & CF Non-Inverting circuit we choose a common "Supply Splitter". This topology is often used on a single supply system to create a mid-point reference as shown in see Fig. 8.30. We will use the same op amp (OPA348), RL (500 ohms), and CL (1uF). Therefore we can use the same compensation as for our Noise Gain & CF Inverting circuit. By inspection we see that the DC $1/\beta$ here will be 1 or 0dB instead of the 3.5dB on our Noise Gain & CF Inverting circuit. However, in order for the Noise Gain to work as we desire here we need to ensure that VP is a low impedance at the frequency where X_{Cn} matches Rn or where fpn is located. Again we use a decade rule-of-thumb to set Vp Xac < 10Rn. A standard value of CB1 = 15uF is chosen. In addition it is a good design practice to use a 0.1uF, CB2, in parallel with CB1 to ensure a good high frequency bypass. And we remember here too that higher values of resistors can result in lower values of capacitors with an increased noise contribution.



The complete circuit with stability compensation is shown in Fig. 8.31. From this topology we can use Tina SPICE AC analysis to check for stability

CF68h




Fig. 8.31: Tina AC Circuit with Stability Compensation

The modified AoI curve and $1/\beta$ are shown in Fig. 8.32 and, to no surprise, similar to the Noise Gain & CF Inverting plots (see Fig. 8.24).




Fig. 8.32: Modified Aol & 1/b Tina Plots

Loop gain magnitude and phase plots are shown in Fig. 8.33 and, once again, are similar to the Noise Gain & CF Inverting case (see Fig. 8.25).




Fig. 8.33: Loop Gain Tina Plots

Let's use the circuit in Fig. 8.34 to investigate the effect of not making VP a low impedance as Cn becomes a short and Noise Gain begins to dominate.




Fig. 8.34: Circuit without CB1 & CB2

As shown in Fig. 8.35 the $1/\beta$ computation without CB1 & CB2 is different than with them. Remember that β is the ratio of output voltage over feedback voltage to the inputs of the op amp. Many times in op amp circuits the feedback is only to the minus input and the ratio is clear to see. In this case we end up with a differential voltage across the op amps –input and +input. So now $\beta = (VFB - VP) / VOA$ and $1/\beta$ with VOA = 1 is 1/(VFB-VP), or the differential input voltage to the op amp. The DC $1/\beta = 1$ by inspection since both Cn and Cf are open. When Cn becomes a short and Cf=open we have a resistive divider with RF, Rn , and R2//R1. When CF = short and Cn=short we still have a resistor divider but now with Rn and R2//R1.




Fig. 8.35: Loop Gain Tina Plots

The results of not using CB1 & CB2 are displayed in Fig. 8.36. From our first order criteria w/o CB1 & CB2 we have a 40dB/decade rate-of-closure. With CB1 & CB2 we get the stability we designed for.




Fig. 8.36: AC Analysis with and without CB1 & CB2

Loop gain plots with and without CB1 & CB2 are shown in Fig. 8.37. Loop gain phase margin with CB1 & CB2 was about 60 degrees. Without CB1 & CB2 loop gain phase margin is degraded to about 36 degrees as shown in Fig. 8.37.




Fig. 8.37: Loop Gain with and without CB1 & CB2

When capacitor values exceed about 1uF, many times Tantalum capacitors are used for their larger values of capacitance in a relatively small size. Tantalum capacitors are not just pure capacitance. They also have an ESR or resistive component along with smaller parasitic inductances and resistances. The most dominant component after their capacitance is their ESR. As see in Fig. 8.38 our goal for the Noise Gain & CF Non-Inverting circuit was <33.2 ohms at 470Hz. If we look at the 10uF curves at about 470Hz we see an impedance of about 30 ohms. Therefore, this specific 10uF capacitor could replace our 15uF capacitor and work fine in our circuit. ESR varies depending upon the type of Tantalum used. So we need to be careful what Tantalum capacitor is used in our applications.




Fig. 8.38: A Word about Tantalum Capacitors

About the Author

After earning a BSEE from the University of Arizona, Tim Green has worked as an analog and mixed signal board/system level design engineer for over 24 years, including brushless motor control, aircraft jet engine control, missile systems, power op amps, data acquisition systems, and CCD cameras. Tim's recent experience includes analog & mixed-signal semiconductor strategic marketing. He is currently the Linear Applications Engineering Manager at Burr-Brown, a division of Texas Instruments, in Tucson, AZ.