Functional Safety Information TLVx313-Q1 Functional Safety FIT Rate, FMD and Pin FMA

TEXAS INSTRUMENTS

Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
2.1 SC70 Package	
2.2 VSSOP Package	
3 Failure Mode Distribution (FMD)	5
4 Pin Failure Mode Analysis (Pin FMA)	
4.1 SC70 Package	
4.2 VSSOP Package	

Trademarks

All trademarks are the property of their respective owners.



1 Overview

This document contains information for TLVx313-Q1 (SC70 and SOIC package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TLVx313-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 SC70 Package

This section provides Functional Safety Failure In Time (FIT) rates for SC70 package of TLVx313-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	4
Die FIT Rate	3
Package FIT Rate	1

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 75 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	BiCMOS Op Amps, Comparators	6	55°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 VSSOP Package

This section provides Functional Safety Failure In Time (FIT) rates for the VSSOP package of TLVx313-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	7
Die FIT Rate	3
Package FIT Rate	4

The failure rate and mission profile information in Table 2-3 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 50 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	BICMOS Op Amp, Comparators	6	55°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TLVx313-Q1 in comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)
Out open (Hi-Z)	20%
Out saturate high	25%
Out saturate low	25%
Out functional not in specification	30%

Die Failure Modes and Distribution



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TLVx313-Q1 (SC70 and SOIC package). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class	Failure Effects			
A	Potential device damage that affects functionality			
В	No device damage, but loss of functionality			
С	No device damage, but performance degradation			
D	No device damage, no impact to functionality or performance			

Table 4-1. TI Classification of Failure Effects

4.1 SC70 Package

Figure 4-1 shows the TLVx313-Q1 pin diagram for the SC70 package. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TLVx313-Q1 data sheet.




Figure 4-1. Pin Diagram (SC70) Package

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	Input at V- is valid input; however desired application result is unlikely. Output will be low, if other input is greater than V- potential.	С
V-	2	Normal operation, unless dual supply voltage was intended.	D
-IN	3	Input at V- is valid input; however desired application result is unlikely. Output will be high, if other input is greater than V- potential.	С
OUT	4	May cause device to overheat due to output short circuit current.	В
V+	5	Diodes from input to V+ may turn on due to input signal and cause EOS.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
+IN	1	Floating input, circuit will likely not function as expected.	С
V-	2	Lowest voltage pin will try to power internal ground via ESD diode to V- pin.	В
-IN	3	Floating input, circuit will likely not function as expected.	С

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
OUT	4	Output can't be used by application.	С
V+	5	Highest voltage pin will try to power internal ground via ESD diode to V+.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	V-	Input at V- is valid input, however, desired application result is unlikely.	С
V-	2	-IN	Input at V- is valid input, however, desired application result is unlikely.	С
-IN	3	OUT	Negative feedback, creates unity gain buffer.	С
OUT	4	V+	May cause overheating, as the output tries to sink current from V+.	В
V+	5	+IN	Input at V+ is valid input, however, desired application result is unlikely.	C

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
+IN	1	Input at V+ is valid input; however desired application result is unlikely. Output will be high, if -IN is lower than V+ potential.	С
V-	2	Diodes from V- to V+ may turn on due to input signal and cause EOS.	В
-IN	3	Input at V+ is valid input; however desired application result is unlikely. Output will be low, if +IN is lower than V+ potential.	С
OUT	4	May cause overheating, as the output tries to sink current from V+.	С
V+	5	Normal operation	В



4.2 VSSOP Package

Pin Diagram (VSSOP Package) shows the TLVx313-Q1 pin diagram for the VSSOP package. For a detailed description of the device pins please refer to the '*Pin Configuration and Functions*' section in the TLVx313-Q1 data sheet.




Figure 4-2. Pin Diagram (VSSOP Package)

Table 4-6. Pin FMA for Device Pins Short-Circuited to (V-) Pin

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT1	1	May cause overheating.	В
IN1-	2	Input at V- is valid input, however, desired application result is unlikely.	С
IN1+	3	Input at V- is valid input, however, desired application result is unlikely.	С
(V-)	4	Normal operation.	D
IN2+	5	Input at V- is valid input, however, desired application result is unlikely.	С
IN2-	6	Input at V- is valid input, however, desired application result is unlikely.	С
OUT2	7	May cause overheating due to output short circuit current.	В
(V+)	8	Diodes from input to V+ may turn due to input signal and cause EOS.	В

Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT1	1	Output can't be used by application.	С
IN1-	2	Floating input, circuit will likely not function as expected.	С
IN1+	3	Floating input, circuit will likely not function as expected.	С
(V-)	4	Lowest voltage pin will try to power internal ground via ESD diode to ground.	В
IN2+	5	Floating input, circuit will likely not function as expected.	С
IN2-	6	Floating input, circuit will likely not function as expected.	С
OUT2	7	Output can't be used by application.	С
(V+)	8	Highest voltage pin will try to power internal ground via ESD diode to VCC.	В

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
OUT1	1	IN1-	Negative feedback, creates unity gain buffer.	С
IN1-	2	IN1+	No damage to device, application circuit won't work.	С
IN1+	3	(V-)	Input at V- is valid input, however, desired application result is unlikely.	С
(V-)	4	IN2+	Input at V- is valid input, however, desired application result is unlikely.	С
IN2+	5	IN2-	No damage to device, application circuit won't work.	С
IN2-	6	OUT2	Negative feedback, creates unity gain buffer.	С

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
OUT2	7	(V+)	May cause overheating.	В
(V+)	8	OUT1	May cause overheating.	В

Table 4-9. Pin FMA for Device Pins Short-Circuited to (V+)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUT1	1	May cause overheating.	В
IN1-	2	Input at V+ is valid input, however, desired application result is unlikely.	С
IN1+	3	Input at V+ is valid input, however, desired application result is unlikely.	С
(V-)	4	Diodes from input to V- may turn due to input signal and cause EOS.	В
IN2+	5	Input at V+ is valid input, however, desired application result is unlikely.	С
IN2-	6	Input at V+ is valid input, however, desired application result is unlikely.	С
OUT2	7	May cause overheating.	В
(V+)	8	Diodes from input to V+ may turn due to input signal and cause EOS.	D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated