


3/27 Mail Update


- We recommend a 2.2uF cap at BSTOUT instead of 10uF
- We recommend a 1uF cap at VREF instead of 10uF
- Unused analog inputs we recommend AC coupling to GND so noise is not coupled into the other inputs.
- I do not see the micbias connected to the INxP pins
- SDOUT pin is not bidirectional, a signal from SAIx_TXD could interfere with the output.



AT24C512C-SSHM-T 1.7-3.6V

Table 49. I²C Slave Address Settings

ADDR1_MISO	ADDR0_SCLK	I2C_BROADCAST_EN (P0_P2_D2)	I ² C SLAVE ADDRESS
0	0	0 (default)	1001 000
0	1	0 (default)	1001 001
1	0	0 (default)	1001 010
1	1	0 (default)	1001 011
X	X	1	1001 000



3/27 Mail Update

- We recommend a 2.2uF cap at BSTOUT instead of 10uF
- We recommend a 1uF cap at VREF instead of 10uF
- Unused analog inputs we recommend AC coupling to GND so noise is not coupled into the other inputs.
- I do not see the micbias connected to the INxP pins
- SDOUT pin is not bidirectional, a signal from SAIx_TXD could interfere with the output ^{check need?}











Table 49. I2C Slave Address Settings

ADDR1_MISO	ADDR0_SCLK	I2C_BRDCAST_EN (P0_R2_D2)	I2C_SLAVE_ADDRESS
0	0	0 (default)	1001 000
0	1	0 (default)	1001 001
1	0	0 (default)	1001 010
1	1	0 (default)	1001 011
X	X	1	1001 000

AT24C512C-SSHMT-1.7-3.6V







0.1Vpp

1.1Vpp

Rev0_2
ADD L54, R1491~R1496, Q102

A2	A1	A0
1	1	1


7-BIT SLAVE ADDRESS



47 IN1P_A_WAGO


47 IN1M_A_WAGO

47 IN1P_A_45



Rev0.2
ADD 155, R1497-R1501, Q103

A2	A1	A0
1	1	0



VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2

INTVCC2

+VSS

VOUT2


INTVCC2

+VSS

VOUT2


INTVCC2

+VSS



**Rev0.2
ADD 156, R1502-R1506, Q104**

A2	A1	A0
1	0	1




48.68.51.52, 1705.024.010.3V3
48.68.51.52.243, 1220.524.3V3

+5V_A3


17.48.69.51.52 PLTRSL_D_N

-9V_GND3



Rev0.2
ADD L57, R1507-R1512, Q105

A2	A1	A0
1	0	0




48.48.50.51.53 1F05.62A.010.3V5
48.48.50.52.53 1Z2L.S0L.3V5


17.48.49.50.52 PL1RS1L_N

R800 0R
-5V_GND4

02-07
 P52- ADD L59,U101,U102,R1539-R1556,C868-C895,



Rev0.2
 ADD L58, R1513-R1517, Q105



17.48.48.50.51 P1TRST_D_N

48.48.50.51.53 P2C8_SDA_3V3

48.48.50.51.53 P2C8_SCL_3V3