## Functional Safety Information

## SN74LVC1G08-Q1

# Functional Safety FIT Rate, FMD and Pin FMA



### **Table of Contents**

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

### **Trademarks**

All trademarks are the property of their respective owners.



### 1 Overview

This document contains information for the SN74LVC1G08-Q1 (DCK package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



Figure 1-1. Functional Block Diagram

The SN74LVC1G08-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



## 2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the SN74LVC1G08-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO		F	IT (Failures Per 1	0 <sup>9</sup> Hours)		
26262	DBV	DCK	DRL	DRY	YZP	DPW
Total component FIT rate	5	4	4	5	3	4
Die FIT rate	3	3	3	4	2	3
Package FIT rate	2	1	1	1	1	1

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

• Power dissipation: 50 mW

Climate type: World-wide table 8Package factor (lambda 3): Table 17b

Substrate material: FR4

EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
3	CMOS Logic FCT, HC, LV, LVC, ALVC, VHC, and so forth	3 FIT	45°C

The reference FIT rate and reference virtual  $T_J$  (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



## 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the SN74LVC1G08-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Stuck-at-fault	20%
Output open (HIZ)	20%
Output functional - out of specification timing or voltage	40%
Short circuit any two pins	20%



## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the SN74LVC1G08-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 4-1 shows the SN74LVC1G08-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the SN74LVC1G08-Q1 data sheet.




Figure 4-1. Pin Diagram

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
A, B	1, 2	Input pin functionality is defined such as input is LOW – see <i>Device Function Table</i> (for example, if buffer input is GND, output will always be driven LOW).	В
GND	3	Normal operation	D
Y	4	Can cause excessive output current, output will not switch (for example, if buffer output is shorted to ground and is attempting to drive to $V_{CC}$ ).	Α
V <sub>CC</sub>	5	Device will not be powered, because short is external to device. System level damage may occur in this scenario.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
A, B	1, 2	Pin is floating, can change output state and cause excessive current from $V_{CC}$ to GND. See Implications of Slow or Floating CMOS Inputs.	А
GND	3	Device will not be powered	В
Y	4	Normal operation	D
V <sub>CC</sub>	5	Device will not be powered	В



### Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
A, B	1, 2	A, B	Two inputs shorted together will not cause damage unless there is external bus contention that drives the input such that VIL < Input Voltage < VIH in which case excessive supply current to GND may cause damage. System level damage may occur in this scenario.	A
A, B	1, 2	Y	Can cause excessive output current, output will not switch (for example, if inverter input is shorted to output).	А

### Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class	
A, B	1, 2	Input pin functionality is defined such as input is HIGH – See Device Function Table (for example, if buffer input is V <sub>CC</sub> , output will always be driven HIGH).	В	
GND	3	Device will not be powered, because short is external to device. System level damage may occur in this scenario.	В	
Y	4	Can cause excessive output current, output will not switch (for example, if buffer output is shorted to $V_{CC}$ and is attempting to drive to GND).	А	
V <sub>CC</sub>	5	Normal operation	D	

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated