MC9300/MC8300 series



RETRIGGERABLE MONOSTABLE MULTIVIBRATOR MC9601F, L* MC8601F, L, P*

> The MC9601/8601 monostable multivibrator may be triggered from either edge of an input pulse and will produce accurate output pulse over a wide range of widths. The duration and accuracy of the complementary output pulses are determined by the external timing components, R_X and C_X . Each time the input conditions for triggering are met the external timing capacitor, Cx, is discharged, starting a new output pulse. The output goes to the high state while C_X is being discharged and remains there until the capacitor recharges through R_X, to a threshold determined by an internal comparator. Input pulses applied during the active state again discharge the capacitor, thus adding another full timing cycle to the output pulse width. This retriggering feature can be inhibited if not required.

FUNCTIONAL TEST





L suffix = TO-116 ceramic dual in-line package (Case 632).

P suffix = TO-116 plastic dual in-line package (Case 605).

MC9601, MC8601 (continued)

ELECTRICAL CHARACTERISTICS TEST CURRENT/VOLTAGE VALUES⁽¹⁾ CX RX mΑ Valts 110 13 110 13 T2 Vcc Test procedures are shown for only one @ Test VF V_R V_{CCI} V_{CCH} input. Other inputs are tested in the same lor I^{Он} ľ Vcc Temperature manner –S2°C 10.0 -0.72 0.4 4.5 4.5 5.5 o •8 Q MC9601 +25°C 10.0 -0.72 - 10 0.4 4.5 5.0 4.5 5.5 +125°C 10.0 -0.72 0.4 4.5 4.5 5.5 ā •6 Q 0°C 12.8 -0.96 0.45 4.5 4.75 5.25 MC8601 +25°C 12.8 -0.96 -10 0.45 4.5 5.0 4.75 5.25 4.75 5.25 +75°C 12.8 -0.96 0.45 4.5 MC9601 Test Limits MC8601 Test Limits TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW Pin -55°C +25°C +125°C 0°C +25℃ +75°C Unde Vcc Min Max Min Max Min Max Ι_{οι} 1_{OH} ľ ٧۴ VR Vccl V_{CCH} Symbol Test Unit Min Max Min Max Min Max Unit Gnd Characteristic Input Forward Current I_F 1 16 -16 -16 n Ade -16 -16 -1.6 n) Ad 1 14 7 Leakage Current I_R 1 60 60 μ Ado 60 60 μAd 1 -14 1 --Clamp Voltage -1.5 Vdc -1.5 Vdc v_D 1 --1 . 14 7 Output Output Voltage VOL 6 8 0.4 0.4 0.4 0.4 0.4 0.4 Vdc Vdc 0.45 0.45 0.45 0.45 0.45 0.45 Vdc Vdc 6 8 -14 14 7,11 2.4 2.4 2.4 Vdc Vdc 2.4 2.4 2.4 2.4 2.4 2.4 v_{он} 6 8 2.4 t -Vdc Vdc : 6 8 • -14 14 7 7,11 -40 -40 Short-Circuit Current 6 8 -10 -10 -40 -40 m Ade -10 -10 14 14 6,7 7,8,11 1_{SC} --: n Ad Power Requirements Power Supply Drain . mAdc IPD 14 25 25 25 25 25 25 m Ad 14 7

(1) A 10-kilohm resistor (Rx) is placed between Pin 13 and V_{CC} for all tests unless otherwise noted.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TYPICAL CHARACTERISTICS

INPUT LEAKAGE CURRENT (#A)

FIGURE 2 - INPUT LEAKAGE CURRENT versus INPUT VOLTAGE 80 V_{CC} = 5.0 V -60 -55°C TA = 40 TA = +25°C 20 = +125°C ТΔ 0 0 2.0 4.0 6.0 8.0 INPUT VOLTAGE (VOLTS)



FIGURE 5 – POWER DISSIPATION versus AMBIENT TEMPERATURE and SUPPLY VOLTAGE

V_{CC} = 5.5 Vdc

5.0 Vdc

4.5 Vdc

50

TA, AMBIENT TEMPERATURE (°C)

75 100

125

130

110

90

70

50

-55

-25

0

25

PD. POWER DISSIPATION (mW)

FIGURE 4 – OUTPUT CURRENT versus OUTPUT VOLTAGE (HIGH STATE)



FIGURE 6 - NEGATIVE TRIGGER DELAY TIME versus AMBIENT TEMPERATURE





TYPICAL CHARACTERISTICS (continued)

FIGURE 8 – NORMALIZED OUTPUT PULSE WIDTH versus SUPPLY VOLTAGE NORMALIZED OUTPUT PULSE WIDTH 1.4 $T_A = +25^{\circ}C$ $R_X = 10 k\Omega$ $C_X = 10^3 pF$ 1.2 1.0 0.8 0.6 40 4 5 5.0 5.5 6.0 VCC, SUPPLY VOLTAGE (VOLTS)

FIGURE 9 – NORMALIZED OUTPUT PULSE WIDTH versus OPERATING DUTY CYCLE NORMALIZED OUTPUT PULSE WIDTH 1.4 V_{CC} = 5.0 V $R_{X} = 10 k\Omega$ $C_{X} = 10^{3} pF$ $T_{A} = +25^{\circ}C$ 1.2 1.0 0.8

60

OPERATING DUTY CYCLE (%)

80

100

0.6

20

40

FIGURE 10 - OUTPUT PULSE WIDTH





PULSE WIDTH

For values of C_X less than 1000 pF, the output pulse width, PW, is defined by the curves of Figure 11. For larger values of C_X use the equation:

$$PW = 0.32 R_X C_X [1 + (0.7/R_X)]$$

where PW is in nanoseconds,

R_X is in kilohms, C_X is in picofarads.

Values of RX may vary from 5.0 kilohms to 50 kilohms for 0° to +75°C operation of the MC8601, and from 5.0 kilohms to 25 kilohms for -55° to $+125^{\circ}$ C operation of the MC9601. The range of capacitance values is unlimited, hence maximum pulse width is limited only by the values of available capacitors.



PULSE INITIATION

Output pulses are initiated by any combination of inputs satisfying the logic expression A1 \cdot A2 \cdot (B1 + B2); A1 and A2 must be high and either B1 or B2 must be low. Output pulses are generated

by transitions from low to high on A1 or A2, and by transitions from high to low on B1 or B2. Leading edge triggering may be accomplished by either of the methods shown in Figure 12. Similarly, trailing edge triggering may be accomplished by either of the methods shown in Figure 13.



FIGURE 12 - LEADING EDGE TRIGGERING



FIGURE 13 - TRAILING EDGE TRIGGERING

FIGURE 14 - NON-RETRIGGERABLE OPERATION



RETRIGGER INHIBIT

For applications where retriggering is not required, appropriate feedback from the outputs will inhibit trigger signals arriving during the active timing cycle. Figure 14 illustrates three methods for doing this.

In Figure 14(a), A2 is held low by the $\overline{\Omega}$ output during the active state. Since both A inputs must be high for triggering to occur, this configuration inhibits retriggering at all of the remaining inputs.

The configuration of Figure 14(b) will be triggered active on the trailing edge of a negative going pulse applied to either A1 or A2. B2 and B1 are then held high by the Q output. Since either B1 or B2 must be low for triggering to occur, further triggering during a timing cycle is inhibited.

The feedback arrangement of Figure 14(c) holds B2 low during the active timing cycle. Since this keeps the output of the inverted OR gating circuitry high, subsequent input signals to B1 during the active state do not retrigger the monostable. Noise immunity is improved by returning unused "high" inputs to V_{CC} through a 2.0 kilohm resistor instead of leaving them open (see A1 and A2 of Figure 14(c), for example.)

ASTABLE OPERATION

Astable applications requiring adjustable duty cycles may be accomplished by the conventional method of cascading two oneshots as shown in Figure 15. In applications where narrow output pulses are satisfactory, a single monostable may be used. One method for doing this is illustrated in Figure 16, monostable A. The clock generation for a simple pulse generator is accomplished by connecting the \overline{Q} output of the "A" monostable back to an AND input. The period of oscillation, or pulse repetition frequency, PRF, is determined by the external timing components, R_{XA} and $C_{XA}.$ At the end of each timing cycle, the \overline{Q}_A output generates a low-to-high transition at the AND input and thus triggers another cycle. The nominal output pulse width is approximately 30 ns, and is determined by the propagation time through the gating and discharge circuitry. The maximum PRF is approximately 15 MHz, obtained with $C_{XA} = 0 \text{ pF}$ and $R_{XA} = 5.0 \text{ k}\Omega$. The variable delay feature is controlled by the timing components of monostable "B", C_{XB} and R_{XB} . The output pulse width is determined by C_{XC} and R_{XC}, the timing components of monostable "C".

ELECTROLYTIC CAPACITOR PROTECTION

If electrolytic capacitors are used they should be protected from reverse voltage; either of the methods indicated in Figure 16 may be used. Any silicon switching diode, such as the 1N4001 shown for monostable "B", is adequate. The transistor method of monostable "C" requires a silicon transistor with gain at low currents.

This figure also illustrates the preferred method of using remotely located variable timing components. Noise pickup will be minimized by locating R_X and C_X physically close to the device. Stray capacitance at pins 11 and 13 should be 50 pF or less.



FIGURE 15 - ASTABLE OPERATION - ADJUSTABLE DUTY CYCLE

FIGURE 16 - PULSE GENERATOR

