



Operating Specification

8 Operating Specification

8.1 Electrical Specification

NOTE: The electrical specification defined in this section is preliminary and it is subjected to change.

Table 21: Electrical Specification

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{CC}	eSPI I/O voltage		1.71	1.8	1.89	V
R _{ON}	Output driver impedance	V _{out} = V _{CC} /2	15	25	35	Ohm
V _{IL}	Input low voltage				0.3*V _{CC}	V
V _{IH}	Input high voltage		0.7*V _{CC}			V
V _{HYS}	Input hysteresis voltage		0.1*V _{CC}			V
R ¹ _{reset-PU}	Weak pull-up impedance	V _{out} = 0.7*V _{CC}	10k		30k	Ohm
R ¹ _{reset-PD}	Weak pull-down impedance	V _{out} = 0.3*V _{CC}	10k		30k	Ohm
R _{Alert-PU}	Weak pull-up impedance for Alert# pin	V _{out} = 0.7*V _{CC}		4.7k ³		Ohm
C _{in}	Input capacitance				5	pF
C _L ²	Load capacitance			10		pF
I _{IL}	Input leakage current	0 < V _{in} < V _{CC}			±10	uA

NOTES:

- Weak pull-up on eSPI data and Chip Select# pins (except Alert# pin) and weak pull-down on eSPI clock must be implemented as an integral part of the eSPI master buffer or on the board.
- C_L is the test load defined for AC timing measurement.
- The weak pull-up impedance value is defined for a typical eSPI bus loading when Alert# pin is configured as open-drain. Platform is required to adjust this value accordingly such that when Alert# pin is asserted, the assertion of the CS# for the shortest possible transaction (which causes the slave to tri-state the Alert# pin), is able to pull the Alert# pin high fast enough to the deasserted value before or by the last falling edge of the serial clock at the end of the transaction.

eSPI Spec

3.3

Pin Descriptions

eSPI uses the existing SPI I/O buffer. The electrical specification for this new interface is the same as SPI.

eSPI Reset# is typically driven from eSPI master to eSPI slaves. The exception is when eSPI Reset# is generated by eSPI slave, which drives the eSPI Reset# to the eSPI master. eSPI Reset# is the reset to the eSPI interface on both sides.

eSPI master and eSPI slaves must tri-state the interface pins when their respective eSPI Reset# is asserted. The Chip Select# and I/O[n:0] pins require weak pull-up to be enabled on these pins whereas the Serial Clock requires a weak pull-down. When functions as a driven output, Alert# pin does not require a weak pull-up to be enabled on the pin unless for the purpose of terminating the pin to inactive when it is not used. When functions as an open-drain output, Alert# pin requires a weak pull-up to be enabled on the pin.

The weak pull-up/pull-down should be implemented either as an integral part of the eSPI master buffer or on the board. eSPI slaves must not implement the weak pull-up/pull-down. For Alert# pin configured as open-drain, it is recommended that the weak pull-up be implemented on the board such that its impedance value could be adjusted accordingly when needed.

Refer to [Section 8.1](#) - Electrical Specification for the value of the weak pull-up/pull-down resistor.


After eSPI Reset# is deasserted on the eSPI master, the eSPI master begins driving Chip Select# and Serial Clock pins to their idle state appropriately. The weak pull-up on the Chip Select# and the weak pull-down on the Serial Clock are allowed to be disabled after the eSPI Reset# deassertion. However, I/O[n:0] and Alert# pin (open-drain) continue to have the weak pull-up enabled for the proper operation of the eSPI bus.

Processor Design Guide

FP712 Processor Motherboard Design Guide (Embedded)

56929e Rev. 1.03 March 2023

Group	Signal Name	Connection	Termination ¹	Termination Voltage
eSPI/SPI/B0M Signals	ESPI_ALERT_L/AGP0022	Is a 10 kΩ pull-up resistor to 1.8V. This signal must remain at a logic high through the boot process. It is not recommended to use this signal as a GPIO unless it can meet this condition.	10 kΩ	VDD_1K_55
	ESPI_RESET_L/K0RST_L/AGP0021	Connected to eSPI Device RESET#	10 kΩ	VDD_1K_55
	SP1_CLK/ESPI_CLK/EGP0077	Clock of SPI/eSPI device 1	10k series resistor Implementation Dependent	–
	SP1_CS1_L/EGP0074	Chip Select 1 of SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_CS2_L/EGP0076	Chip Select 2 of SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_CS3_L/EGP0078	Chip Select 3 of SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_DAT0[ESPI_DAT0]/EGP0080	DQ0 on SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_DAT1[ESPI_DAT1]/EGP0080	DQ1 on SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_DAT2[ESPI_DAT2]/EGP0080	DQ2 on SPI/eSPI device 1	10 kΩ	VDD_1K
	SP1_DAT3[ESPI_DAT3]/AGP0080	DQ3 on SPI/eSPI device 1	10 kΩ	VDD_1K
	SP2_CLK/EGP0079	Clock of SPI device 2	10k series resistor Implementation Dependent	–
	SP2_CS1_L/EGP0075	Chip Select of SPI device 2	10 kΩ	VDD_1K
	SP2_DAT0[EGP0080]	DQ0 on SPI device 2	10 kΩ	VDD_1K
	SP2_DAT1[EGP0080]	DQ1 on SPI device 2	10 kΩ	VDD_1K
	SP2_DAT2[EGP0080]	DQ2 on SPI device 2	10 kΩ	VDD_1K
	SP2_DAT3[EGP0080]	DQ3 on SPI device 2	10 kΩ	VDD_1K
	SP1_CLK/ESPI_CLK	Clock of multi-I/O SPI or eSPI device.	10k series resistor Implementation Dependent	–
	SP1_CS1_L	Chip Select#1 of SPI or eSPI device	10 kΩ	VDD_1K_55
	SP1_CS2_L/ESPI_CS_L/AGP0080	Chip Select#2 of SPI or eSPI device	10 kΩ	VDD_1K_55



LPC Spec

10.4

Signal Pull-Up Requirements

The LAD[3:0] signals require pull-up resistors to maintain their state during the turnaround (TAR) periods of a cycle.

The LDRQ[1:0] signals require pull-ups if they are not connected to a LPC peripheral device. This will keep them in the inactive state.

See Table 24 below for recommended pull-up values. Some host devices will incorporate these pull-ups internally. Other signals may or may not require pull-up resistors, dependent on the specific system implementation.

Table 24: Recommended Pull-Up Values

Signal Name	Pull-Up
LAD[3:0]	15k - 100k ohm
LDRQ[1:0]#	15k - 100k ohm