

Functional Safety Information

SN74LVC2G14-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview.....2

2 Functional Safety Failure In Time (FIT) Rates.....3

3 Failure Mode Distribution (FMD).....4

4 Pin Failure Mode Analysis (Pin FMA).....5

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for SN74LVC2G14-Q1 (SC-70 package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

SN74LVC2G14-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for SN74LVC2G14-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	7
Die FIT Rate	5
Package FIT Rate	2

The failure rate and mission profile information in [Table 2-1](#) comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 150 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS Logic FCT, HC, LV, LVC, ALVC, VHC, and so forth	3 FIT	45°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for SN74LVC2G14-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
Output Stuck-at fault	20%
Output open (HIZ)	20%
Output functional – out of specification timing or voltage	40%

4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the SN74LVC2G14-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see [Table 4-2](#))
- Pin open-circuited (see [Table 4-3](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#))
- Pin short-circuited to V_{CC} (see [Table 4-5](#))

[Table 4-2](#) through [Table 4-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality
B	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

[Figure 4-1](#) shows the SN74LVC2G14-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the SN74LVC2G14-Q1 data sheet.




Figure 4-1. Pin Diagram

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Description of Potential Failure Effect(s)	Failure Effect Class
1A – 2A	The input pin functionality is defined as low input (for example, if the buffer input is GND, then the output will always be driven low).	B
1Y – 2Y	If the buffer output is shorted to ground and is attempting to drive to V_{CC} , then it can cause excessive output current, and the output will not switch.	A
V_{CC}	The device is not powered, because short is external to the device. System level damage may occur in this scenario.	B
GND	Normal operation.	D

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Description of Potential Failure Effect(s)	Failure Effect Class
1A – 2A	The pin is floating, and it can change the output state and cause excessive current to flow from V_{CC} to GND. Refer to the <i>Implications of Slow or Floating CMOS Inputs</i> section in the SN74LVC2G14-Q1 application note for more information.	A
1Y – 2Y	Normal operation.	D
V_{CC}	The device is not powered.	B
GND	The device is not powered.	B

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
1A – 2A	1A – 2A	Two inputs shorted together will not cause damage unless there is an external bus contention that drives the input (such that $V_{IL} < \text{Input Voltage} < V_{IH}$), in which case excessive supply current to GND may cause damage. System level damage may occur in this scenario.	A
1A – 2A	1Y – 2Y	Can cause excessive output current, output will not switch (for example, if inverter input is shorted to output).	A
1A – 2A	GND	See Table 4-2 input response for more information.	A
1A – 2A	V _{CC}	See Table 4-5 input response for more information.	A
1Y – 2Y	1Y – 2Y	Can cause excessive output current, and the output will not switch (for example, if one output is driving to V _{CC} and another output is driving to GND).	A
1Y – 2Y	GND	See Table 4-2 output response for more information.	A
1Y – 2Y	V _{CC}	See Table 4-5 output response for more information.	A
GND	V _{CC}	The device is not powered, because short is external to the device. System level damage may occur in this scenario.	B

Table 4-5. Pin FMA for Device Pins Short-Circuited to V_{CC}

Pin Name	Description of Potential Failure Effect(s)	Failure Effect Class
1A – 2A	The input pin functionality is defined as high input. For example, if the buffer input is V _{CC} , then the output will always be driven high.	B
1Y – 2Y	Can cause excessive output current, and the output will not switch (for example, if the buffer output is shorted to V _{CC} and is attempting to drive to GND).	A
V _{CC}	Normal operation.	D
GND	The device is not powered, because short is external to the device. System level damage may occur in this scenario.	B

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated