REVISIONS										
LTR	DESCRIPTION	DATE	APPROVED							
Α	Correct temperature range throughout and correct vendor part number in section 6.3 phn	06-10-16	Thomas M. Hess							
В	Correct the date on the first page. Update boilerplate paragraphs to current requirements phn	14-01-09	Thomas M. Hess							
С	Update boilerplate to current MIL-PRF-38535 requirements phn	21-09-20	Muhammad A. Akbar							

CURRENT DESIGN ACTIVITY CAGE CODE 16236 HAS CHANGED NAMES TO: DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990



Prepared in accordance with ASME Y14.24

REV PAGE REV Vendor item drawing

				REV	′			С				PAG	<b>E</b> 1	OF	9						
			ZE A	CODE IDENT. NO. 16236					DWG NO. V62/06630												
0	6-06-2	26		APF	ROVE			М. Не	ess			POSITIVE OR GATE, MONOLITHIC SILICON									
Original d	ate of / MM I		ng	CHECKED BY Phu H. Nguyen					TITLE MICROCIRCUIT, DIGITAL, DUAL 2-INPUT												
PMIC N/A	١.			PREPARED BY Phu H. Nguyen					DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO												
OF PAGE	S		PAG	E		1	2	3	4	5	6	7	8	9							
REV STATUS REV		REV	,		C C C C C				С	С	С	С									
PAGE																					

AMSC N/A DISTRIBUTION STATEMENT A. Approved for public release. *Distribution is unlimited.* .

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance dual 2-input positive OR gate microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/06630</u>	-	<u>01</u> T	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

 Device type
 Generic
 Circuit function

 01
 SN74LVC2G32-EP
 Dual 2-input positive OR gate

1.2.2 Case outline(s). The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	6	MO-178	Plastic small outline

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish</u>	n designator	<u>Material</u>
	A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other
tings.	<u>1</u> /	

1.3 Absolute maximum ratings. 1/

Supply voltage range ( V <sub>CC</sub> )	0.5 V to 6.5 V
Input voltage range ( V <sub>I</sub> )	
Voltage range applied to any output in the high impedance or power off state (V <sub>0</sub> )	
Voltage range applied to any output in the high or low state ( V <sub>0</sub> )	0.5 V to $V_{CC}$ +0.5 V 2/ 3/
Maximum input clamp current ( I <sub>IK</sub> ) ( V <sub>I</sub> < 0 )	50 mA
Maximum output clamp current ( lok ) ( Vo < 0 )	
Maximum continuous output current ( lo )	
Maximum continuous current through Vcc or GND	
Maximum package thermal impedance ( θ <sub>JA</sub> )	
Storage temperature range (T <sub>STG</sub> )	<del></del>

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>4/</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 2

<sup>2/</sup> The input negative voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

 $<sup>\</sup>overline{3}$ / This value of V<sub>CC</sub> is provided in the recommended operating conditions stable.

# 1.4 Recommended operating conditions. 5/ Supply voltage range ( Vcc ): Operating 1.65 V to 5.5 V Minimum high level input voltage Maximum high level input voltage Input voltage (V<sub>I</sub>) 0 V to 5.5 V Maximum high level output current ( I<sub>OH</sub> ): Vcc = 2.3 V ......-8 mA V<sub>CC</sub> = 3 V ......-24 mA $V_{CC} = 4.5 \text{ V}$ -32 mA Maximum low level output current ( IoL ): Maximum input transition rise or fall rate $(\Delta t/\Delta v)$ : Operating free-air temperature range ( T<sub>A</sub> ) ......-55°C to +125°C 2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

Registered and Standard Outlines for Semiconductor Devices JEP95

JFSD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

(Copies of these documents are available online at https://www.jedec.org ).

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 3

<sup>5/</sup> All unused inputs of the device must be held at Vcc or GND to ensure proper device operation.

## 3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
  - A. Manufacturer's name, CAGE code, or logo
  - B. Pin 1 identifier
  - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
  - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
  - 3.5 Diagrams.
  - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
  - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
  - 3.5.3 Function table. The Function table shall be as shown in figure 3.
  - 3.5.4 Logic diagram. The logic diagram shall be as shown in figure 4.
  - 3.5.5 Load circuit and timing waveforms. The load circuit and timing waveforms shall be as shown in figure 5.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Т	est	Symbol	Conditions	Vcc	Lim	its	Unit	
			-55°C ≤ T <sub>A</sub> ≤ 125°C unless otherwise specified		Min	Max		
			ΙΟΗ = -100 μΑ	1.65 V to 4.5 V	Vcc - 0.1		V	
			IOH = -4 mA	2.3 V	1.2			
High level outpu	ıt voltage	Vон	IOH = -8 mA	3.0 V	1.9			
			IOH = -16 mA	0.0	2.4			
			IOH = -24 mA	4.5 V	2.3			
			IOH = -32 mA	5.5 V	3.8			
			IOL = 100 μA	1.65 V to 4.5 V		0.1	V	
			IOL = 4 mA	2.3 V		0.45		
Low level outpu	t voltage	Vol	IOL = 8 mA	3.0 V		0.3	1	
			IOL = 16 mA	0.0		0.4		
			IOL = 24 mA	4.5 V		0.55		
			IOL = 32 mA	5.5 V		0.55		
Input current	A or B inputs	lı	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±5	μА	
Off current		loff	VI or VO = 5.5 V	0		±10	μА	
Supply current		Icc	VI = 5.5 V or GND, IO = 0,	1.65 V to 5.5V		10	μА	
Quiescent supp	ly current	ΔΙCC	One input at V <sub>CC</sub> – 0.6 V, Other input at V <sub>CC</sub> or GND	3.0 V to 5.5V		500	μА	
Input capacitano	ce	Ci	VI = VCC or GND, T <sub>A</sub> = 25°C	3.3 V	5 T	ур	pF	
				1.8 V ±0.15 V	2.4	11	ns	
	e from input A or	$t_{pd}$		2.5 V ±0.2 V	1	7.5		
B to output Y				3.3 V ±0.3 V	1	5.8		
				5.0 V ±0.5 V	1	4.7		
			f = 10 MHz, T <sub>A</sub> = 25°C	1.8 V	17 T	ур	pF	
Power dissipation	on capacitance	$C_pd$		2.5 V	17 Typ			
				3.3 V	17 T	ур		
				5.0 V	19 T	yp .		

<sup>1/</sup> Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 5



Dimension										
Symbol	Millimeters		Symbol	Millim	neters					
	Min	Max		Min	Max					
Α		1.30	Е	2.70	2.90					
A1	0.00	0.10	E1	3.75	4.25					
b	0.15	0.30	е	0.65 TYP						
С	0.15 NOM		L	0.20	0.60					
D	2.75	3.15		•						

# NOTES:

- 1. This drawing is subject to change without notice.
- 2. Body dimensions do not include mold flash or protrusion.
- 3. Falls within JEDEC MO-187 variation DA.

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 6

Case X

Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	1A	5	2A
2	1B	6	2B
3	2Y	7	1Y
4	GND	8	Vcc


FIGURE 2. <u>Terminal connections</u>.


Inputs		Output Y	
Α	В		
Н	Х	Н	
Х	Н	Н	
L	Ш	L	

FIGURE 3. Function table.

FIGURE 4. Logic diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 7





## NOTES:

- 1. CL includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, ZO = 50  $\Omega$ .
- 4. The outputs are measured one at a time with one input transition per measurement.
- 5. tPLZ and tPHZ are the same as tdis.
- 6. tPZL and tPZH are the same as ten.
- 7. tPHL and tPLH are the same as tpd.
- 8. All parameters and waveforms are not applicable to all devices.

FIGURE 5. Load circuit and timing waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/06630</b>
		REV C	PAGE 8

#### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
  - 6. NOTES
  - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://landandmaritimeapps.dla.mil/programs/smcr/">https://landandmaritimeapps.dla.mil/programs/smcr/</a>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number	Top side Marking <u>2</u> /
V62/06630-01XE	01295	SN74LVC2G32MDCUREP	BUE

- 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.
- DCU: The actual top side marking has three additional characters that designate the year, month, and assembly/test site.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc.
Semiconductor Group
8505 Forest lane
P.O. Box 660199

Dallas, TX 75243

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO

SIZE CODE IDENT NO. V62/06630

REV C PAGE 9