Coprocessor Clock Frequency = PLL_REF_CLK x [PNR_MUL] = 50 MHz x [PNR_MUL]

PNR_MUL is also equal to 6 + the value of SYS_PLL_MUL_<4:0>

MSC_CLK should be turn off before mass production.

CPU Boot Bus



Coprocessor CLOCK	SYS_PLL_MUL [4:0]
350MHz	0x0
400MHz	0x1
500MHz	0x2
600MHz	0x3

CORE CLOCK	PLL_MUL [4:0]
800MHz	0x4
1.0GHz	0x5
1.20GHz	0x7

Confidential and Proprietary - Hillstone Networks Inc.

Title: Lithium

Document Number: <Doc>

Rev: B

Date: Monday, March 14, 2022 Sheet 6 of 30

NAND Flash







512KB Boot ROM











Confidential and Proprietary - Hillstone Networks Inc.

Title	Lithium	
Document Number <Doc>		Rev B
Date: Monday, March 14, 2022	Sheet 11 of 30	