Optimizing DC/DC converter design for load transient performance, small size, or both!

Date:

Chris Glaser

Applications Engineer, SMTS

APP→SR→LVB→HC



Agenda

- Introduction to DC/DC converter (integrated FETs) design with external compensation
- Design #1: optimized load transient performance
- Design #2: optimized for smallest size
- Design #3: optimized for smallest size with improved load transient performance using droop compensation and a power module
- Design summary
- Q&A

Processor power applications

High dynamic loads (load transients)







Static loads (no load transients)




All applications prefer to use the minimum output capacitance required → lower cost and smaller size

Fixed-frequency DCS-Control topology

Fast transient response with clock synchronization (link)

Fixed frequency (with an oscillator)

External compensation to optimize the transient response



Differential remote sense for excellent load regulation

1

Design summary (the end result)

Design	Goal	C _{OUT}	BW	Phase margin	Gain margin	Output ripple	Transient response
TPS62873 #1a 2.25MHz, 110nH	Transient	6 × 0603 4 × 0402	352kHz	28°	7dB	2.56mV p-p	31.9mV p-p
TPS62873 #1b 2.25MHz, 110nH	Transient	8 × 0603 4 × 0402	288kHz	37°	9dB	2.11mV p-p	31.7mV p-p
TPS62873 #2 2.25MHz, 110nH	Size	4 × 0603 2 × 0402	287kHz	48°	>20dB	3.20mV p-p	67.6mV p-p
TPSM8287B30 #3a 1.5MHz, 50nH	Transient	6 × 0603 4 × 0402	265kHz	56°	13dB	4.67mV p-p	39.4mV p-p
TPSM8287B30 #3b 1.5MHz, 50nH	Transient	6 × 0603 4 × 0402	272kHz	52°	12dB	4.67mV p-p	34.6mV p-p

All designs use the minimum C_{OUT} to meet the requirements




Design #1 Optimized load transient performance

Design #1 objective

- 3.3V_{IN} to 0.75V_{OUT} with ±3.3% total accuracy
 - Includes both AC (transient overshoot/undershoot, ripple) and DC accuracy (setpoint)
- 15A peak current, with ±7.5A (50%) load steps in 1µs
- Use the minimum amount of output capacitance required → smallest size and lowest cost

From the processor's specification for your specific use case

Typical application schematic with TPS62873 (15A)



Circuit calculations – 2 options

D/S equations

10.2.1 Design Requirements

Table 10-1 lists the operating parameters for this application example.

Table 10-1. Design Parameters

Symbol	Parameter	Value
V _{IN}	Input voltage	3.3 V
V _{OUT}	Output voltage	0.75 V
TOL _{VOUT}	Output voltage tolerance allowed by the application	±3.3%
TOL _{DC}	Output voltage tolerance of the TPS6287x (DC accuracy)	±1%
ΔI _{OUT}	Output current load step	±7.5 A
t _t	Load step transition time	1 µs
f _{SW}	Switching frequency	2.25 MHz
L	Inductance	110 nH
TOL _{IND}	Inductor tolerance	±20%
9 _m	Error amplifier transconductance	1.5 mS
T	Internal timing parameter	12.5 µs

Submit Document Feedback

Copyright @ 2025 Texas Instruments Incorporated

Product Folder Links: TPS62870 TPS62871 TPS62872 TPS62873

Excel spreadsheet (link)

Latest version

Version: 1.0.2 Release date: Mar 11, 2024

Downloads

Supported products & hardware

TPSM8287AComponentCalculator.xlsx — 108 K

Design process

- List system parameters (V_{IN}, V_{OUT}, load step, L, f_{sw}, etc.)
- Type II compensation:
 - Calculate R_{Comp1} to meet load step $\rightarrow R_{Comp1}$ sets the required control loop gain
 - Calculate required minimum output capacitance to keep the loop stable \rightarrow C_{OUT} decreases the loop bandwidth, which increases stability
 - Select specific capacitors
 - Select C_{Comp1} and C_{Comp2} to set pole and zero frequencies
- Build and test circuit

Using the Excel spreadsheet

Cells with this color are cells in which you must enter your application parameters.

Cells with this color are cells that display calculated values. Do not change the values in these cells.

Cells with this color are cells that contain fixed parameters. Do not change the values in these cells.

List system parameters

PARAMETER	SYMBOL	VALUE	UNIT	REMARKS
Number of Phases	#	1		Enter the number of TPSM8287Axx devices that are paralleled.
Input Voltage	V _{IN}	3.3	V	Enter the maximum input voltage.
Output Voltage	V _{out}	0.75	V	Enter the output voltage.
Load Current Step	Δ I $_{ ext{OUT(step)}}$	7.5	Α	Enter the peak-to-peak load current step.
Maximum V _{OUT} Deviation	$\Delta V_{ ext{out}}$	2.3%		Enter the maximum allowable output voltage deviation during a load imum overall voltage imum overall voltage the TPSM8287Axx device.
		17.3E-3	V	ic it sivileze // www.device.
Load Step Rise and Fall Time	t _r , t _f	1E-06	S	Enter the rise and fall time of the transient load step.
Error Amplifier Transconductance	g _m	1.5E-3	S	
Internal Timing Parameter	τ	12.5E-6	S	
Internal Timing Parameter Tolerance	TOL _ℤ	30%		
Switching Frequency	f _{sw}	2.25E+6	Hz	Enter the switching frequency: 1.5 MHz or 2.25 MHz.
Switching Frequency Tolerance	TOL _{fSW}	10%		
Inductance	L	110E-9	Н	Enter the internal inductor value
Inductance Tolerance	TOL _{IND}	20%		
Maximum Bandwidth	BW _{max}	563E+3	Hz	
Recommended Bandwidth	BW	200E+3	Hz	
Target Bandwidth	BW _T	563E+3	Hz	Enter a target BW, between the values of the previous 2 cells. Values closer to 200 kHz are recommended for simpler designs.
Inductor Ripple Current	Δ IL	2.3	Α	This is the calculated ripple current in each inductor.
Total Inductor Current Step Change	Δ I $_{OUT(max)}$	8.7	А	This is the total load step, once the inductor ripple current has been added to the load step current.

Calculate R_{Comp1}

				· · · · · · · · · · · · · · · · · · ·
Compensation Resistance (Calculated)	R _{Comp1}	1.82E+3	Ω	The is the minimum compensation resistance required to achieve the transient performance requirements.
Compensation Resistance (Used)	R _{Comp1}	2.00E+3	Ω	Enter the value of R_{Comp1} you will use. This value should be larger than the value calculated above.

• $2k\Omega$ selected as a common value, above the calculated minimum

Calculate required minimum C_{OUT}


Minimum Output Capacitance (regulated case) Minimum Output Capacitance (saturated case)	COUT(min)(reg) COUT(min)(sat)	177E-6 123E-6	F	This is the minimum output capacitance required, assuming the loop remains in regulation under all conditions. This is the minimum output capacitance required, assuming the loop saturates during a transient.	-
Minimum Output Capacitance (Calculated)	C _{OUT(min)}	177E-6	F	This is the minimum output capacitance required to achieve the specified transient performance. It is the maximum of the two values calculated above.	
Minimum Output Capacitance (Used)	C _{OUT(min)}	180E-6	F	Enter the minimum capacitance used in the application. Its value must be greater than the minimum calculated output capacitance, taking into consideration tolerance temperature effects DC bias, aging, etc.	
$C_{OUT(min)(reg)} = \sqrt{\frac{\tau \times (1 + g_n)}{2 \times \pi \times \frac{L}{N\Phi}}}$	$\frac{1 \times R_{\rm Z}}{1 \times \frac{f_{\rm SW}}{4}}$	$(1 + \sqrt{TOL})$	τ ² +		7
$C_{OUT(min)(sat)} = \frac{1}{\Delta V_{OUT}} \left(\frac{\frac{L}{N\phi}}{\sqrt{N\phi}} \right)$	$\frac{\sqrt{\Delta I_{OUT}}}{2 \times V}$	$\frac{I_{L(PP)}}{2}$ OUT	! 	$\frac{\Delta I_{OUT} \times t_{t}}{2} \left(1 + TOL_{IND}\right)$)

Select specific capacitors


- Use <u>GRM188C80G476ME01D</u> (47μF) and <u>GRM155C80G106ME18D</u> (10μF)
- $C_{OUT\ IC} = 2 \times 47 \mu F$
- $C_{LOAD} = 4 \times 47 \mu F + 4 \times 10 \mu F$
- Use capacitor vendor's simulation tool to estimate effective capacitance over DC bias, AC bias (ripple), and temperature

Effective capacitance simulations

GRM188C80G476ME01D




GRM155C80G106ME18D



Select specific capacitors

C26	C26						
	A	В	С	D	E		
23	Minimum Output Capacitance (regulated case)	C _{OUT(min)(reg)}	177E-6	F	This is the minimum output capacitance required, assuming the loop remains in regulation under all conditions.		
24	Minimum Output Capacitance (saturated case)	C _{OUT(min)(sat)}	123E-6	F	This is the minimum output capacitance required, assuming the loop saturates during a transient.		
25	Minimum Output Capacitance (Calculated)	C _{OUT(min)}	177E-6	F	This is the minimum output capacitance required to achieve the specified transient performance. It is the maximum of the two values calculated above.		
26	Minimum Output Capacitance (Used)	C _{OUT(min)}	→ 179E-6	F	Enter the minimum capacitance used in the application. Its value must be greater than the minimum calculated output capacitance, taking into consideration, tolerance, temperature effects, DC bias, aging, etc.		


- 179µF of <u>effective</u> capacitance chosen
- Total C_{OUT} = C_{OUT_IC} + C_{LOAD}
 C_{LOAD} > 2 × C_{OUT_IC}



Select C_{Comp1} and C_{Comp2}

Inner Loop Cutoff Frequency	BW _{INNER}	101.0E+3	Hz				
	DVVINNER	101.02.3	112				
Primary Compensation Capacitance (Calculated)	C _{Comp1}	1.1E-9	F	This is the calculated primary compensation capacitance value.			
Primary Compensation Capacitance (Used)	C _{Comp1}	1.0E-9	F	F Enter the value of C _{Comp1} you will use. This value should be the closest standard value to the value calculated above.			
Secondary Compensation Capacitance	C _{Comp2}	10E-12	F	Enter the value of C_{Comp2} you will use. The purpose of this capacitor is to bypass high frequency noise away from the COMP pin. Its value is not critical, and 10 pF is suitable for most applications.			
Secondary Compensation Capacitance Pole	f _{pole}	8.0E+6	Hz	This is the calculated frequency of the pole created by C_{Comp2} .			
Bandwidth	BW	808E+3	Hz	This is the calculated bandwidth of the converter using the above component values.			

Final design 1a



19

IC: $2 \times 47 \mu F$


Final design 1



Design meets the performance objectives


- Design 1a meets requirements but still needs further adjustments → Design 1b
- Phase margin (28°) is low → more C_{OUT} and/or lower R_{Comp1}
- Design tweaks:
 - $-R_{Comp1} \rightarrow 1.82k\Omega$
 - $-C_{LOAD} \rightarrow add 2 \times 47 \mu F$
 - $-C_{Comp1} \rightarrow 1.8nF$

Final design 1a




Load transient results

Vout (AC) Iload (4A/div)




Load transient results - rising edge


Final design 1a



Load transient results - falling edge

Final design 1a






Bode plot (loop stability, 15A load)






Output voltage ripple (15A load)

Final design 1a



Final design 1b



27

Design summary

Design 1a:

- Transient response: 31.9mVp-p
- Ripple: 2.56mVp-p
- Bode plot: 352kHz BW, 28° phase margin, 7dB gain margin
- Output capacitors: $6 \times 0603 + 4 \times 0402$

Design 1b:

- Transient response: 31.7mVp-p
- Ripple: 2.11mVp-p
- Bode plot: 288kHz BW, 37° phase margin, 9dB gain margin
- Output capacitors: $8 \times 0603 + 4 \times 0402$


Q&A

Design #2 Optimized for smallest size

Design #2 objective

- 3.3V_{IN} to 0.75V_{OUT} with the smallest size
 - No transient response requirement
- 15A peak current
- Use the minimum amount of output capacitance required

Typical application schematic with TPS62873 (15A)



Design process

- List system parameters (V_{IN}, V_{OUT}, L, f_{sw}, etc.)
- Type II compensation:
 - Select the output capacitors and compute their effective output capacitance
 - Calculate the maximum value of R_{Comp1} to require less than this much $C_{OUT} \rightarrow R_{Comp1}$ sets the required control loop gain
 - Select C_{Comp1} and C_{Comp2} to set pole and zero frequencies
- Build and test circuit

List system parameters

Set to a very low level


Set to a very high level

Same f_{sw}, L, and BW

PARAMETER	SYMBOL	VALUE	UNIT
Number of Phases	#	1	
Input Voltage	V _{IN}	3.3	V
Output Voltage	V_{out}	0.75	V
Load Current Step	Δ I $_{ ext{OUT(step)}}$	1	Α
Maximum V _{OUT} Deviation	$\Delta V_{ ext{out}}$	5.0%	
		37.5E-3	V
Load Step Rise and Fall Time	t_r, t_f	1E-06	S
Error Amplifier Transconductance	g _m	1.5E-3	S
Internal Timing Parameter	τ	12.5E-6	S
Internal Timing Parameter Tolerance	TOL _҈	30%	
Switching Frequency	f_{SW}	2.25E+6	Hz
Switching Frequency Tolerance	TOL _{fSW}	10%	
Inductance	L	110E-9	Н
Inductance Tolerance	TOL _{IND}	20%	
Maximum Bandwidth	BW_max	563E+3	Hz
Recommended Bandwidth	BW	200E+3	Hz
Target Bandwidth	BW_T	→ 563E+3	Hz


Select specific capacitors

- Use <u>GRM188C80G476ME01D</u> (47μF) and <u>GRM155C80G106ME18D</u> (10μF) and <u>GRM188C81A226ME01D</u> (22μF)
- $C_{OUT\ IC} = 2 \times 22 \mu F$
- $C_{LOAD} = 2 \times 47 \mu F + 2 \times 10 \mu F$
- Use capacitor vendor's simulation tool to estimate effective capacitance over DC bias, AC bias (ripple), and temperature
- Total C_{OUT} = C_{OUT IC} + C_{LOAD}
- $C_{LOAD} > 2 \times C_{OUT_IC}$



Effective capacitance simulations

GRM188C80G476ME01D



GRM155C80G106ME18D



Effective capacitance simulations


GRM188C81A226ME01D




Previous capacitors

- $GRM188C80G476ME01D = 25.7\mu F$
- $GRM155C80G106ME18D = 6.2\mu F$

Select specific capacitors



- 92µF of effective capacitance chosen
- Total $C_{OUT} = C_{OUT_IC} + C_{LOAD}$
- $C_{LOAD} > 2 \times C_{OUT_IC}$



Calculate R_{Comp1}


Compensation Resistance (Used)	R _{Comp1}	499.00E+0	Ω Enter the value of R_{Comp1} you will use. This value should be larger than the value calculated above.
Minimum Output Capacitance (regulated case)	C _{OUT(min)(reg)}	77E-6	F This is the minimum output capacitance required, assuming the loop remains in regulation under all conditions.
Minimum Output Capacitance (saturated case)	C _{OUT(min)(sat)}	-5E-6	F This is the minimum output capacitance required, assuming the loop saturates during a transient.
Minimum Output Capacitance (Calculated)	C _{OldT(min)}	77E-6	This is the minimum output capacitance required to achieve the specified transient performance. It is the maximum of the two values calculated above.
Minimum Output Capacitance (Used)	C _{OUT(min)}	92E-6	Enter the minimum capacitance used in the application. Its value must be greater than the minimum calculated output capacitance, taking into consideration, tolerance, temperature effects, DC bias, aging, etc.

- Empirically select an R_{comp1} that gives a recommended $C_{OUT(min)}$ about 20% below the entered $C_{OUT(min)}$
- Reducing R_{Comp1} reduces the recommended C_{OUT(min)}

Select C_{Comp1} and C_{Comp2}

Inner Loop Cutoff Frequency	BW _{INNER}	197.0E+3	Hz	
Primary Compensation Capacitance (Calculated)	C _{Comp1}	4.8E-9	F	This is the calculated primary compensation capacitance value.
Primary Compensation Capacitance (Used)	C _{Comp1}	4.7E-9	F	Enter the value of C _{Comp1} you will use. This value should be the closest standard value to the value calculated above.
Secondary Compensation Capacitance	C _{Comp2}	10E-12	F	Enter the value of C _{Comp2} you will use. The purpose of this capacitor is to bypass high frequency noise away from the COMP pin. Its value is not critical, and 10 pF is suitable for most applications.
Secondary Compensation Capacitance Pole	f_{pole}	31.9E+6	Hz	This is the calculated frequency of the pole created by C _{Comp2} .
Bandwidth	BW	689E+3	Hz	This is the calculated bandwidth of the converter using the above component values.

Final design




IC: $2 \times 22\mu F$

Final design




Load transient results




Load transient results


Rising edge




Falling edge



Bode plot (loop stability, 15A load)



Output voltage ripple (15A load)



46

Design summary

• Design 2:

Transient response: 67.6mVp-p

Ripple: 3.20mVp-p


Bode plot: 287kHz BW, 48° phase margin, > 20dB gain margin


- Output capacitors: $4 \times 0603 + 2 \times 0402$

Power module gives a 58% smaller solution size

TPS62873EVM-143

TPSM8287A15BBHEVM





77 mm² Total Solution Size

Component count: 19



Component count: 8

Q&A


Design #3

Optimized for smallest size &load transient performance Using droop compensation and a power module

Design #3 objective

- 3.3V_{IN} to 0.75V_{OUT} with ±3.3% total accuracy
 - Includes both AC (transients, ripple) and DC accuracy (setpoint)
- 15A peak current, with ±7.5A (50%) load steps in 1µs
- Use the minimum amount of output capacitance required → smallest size and lowest cost

Typical schematic with TPSM8287B30 (30A)



Circuit calculations – 2 options

D/S equations

9.2.1 Design Requirements

The following table lists the operating parameters for this application example with the TPSM8287B30xx device.

Table 9-2. Design Parameters

SYMBOL	PARAMETER	VALUE
V _{IN}	Input voltage	2.7V - 6.0V
V _{OUT}	Output voltage	0.60V
TOL _{VOUT}	Output voltage tolerance allowed by the application	±5.0%
TOLDC	Output voltage tolerance of the TPSM8287Bxx (DC accuracy)	±0.8%
ΔI _{OUT(step)}	Output current load step	±3.0A
t _t	Load step transition time	1µs
f _{SW}	Switching frequency	1.5MHz
L	Integrated inductor	50nH
TOL _{IND}	Integrated inductor tolerance	±20%
9 _m	Error amplifier transconductance	1.5mS
T	Emulated current time constant	12.5µs
BW _t	Target loop bandwidth	200kHz
Nφ	Number of paralleled devices (phases)	1
k _{BW}	Ratio of switching frequency to converter bandwidth (must be ≥ 4)	4

Excel spreadsheet (link)

Latest version

Version: 1.0.0 Release

Release date: Mar 7, 2025

Downloads

Supported products & hardware



TPSM8287BComponentCalculator.xlsx — 110 K

Design process

- List system parameters (V_{IN}, V_{OUT}, load step, etc.)
- Type II compensation:
 - Calculate R_{Comp1} to meet load step $\rightarrow R_{Comp1}$ sets the required control loop gain
 - Calculate required minimum output capacitance to keep the loop stable \rightarrow C_{OUT} decreases the loop bandwidth, which increases stability
 - Select specific capacitors
 - Select C_{Comp1} and C_{Comp2} to set pole and zero frequencies
- Build and test circuit

List system parameters

	PARAMETER	SYMBOL	VALUE	UNIT	
	Number of Phases	#	1		0.8% vs. 1% DC accuracy →
	Input Voltage	V _{IN}	3.3	V	
	Output Voltage	V _{out}	0.75	٧	more margin for load transient
	Load Current Step	Δ I _{OUT(step)}	7.5	A	enter the peak-to-peak load current step.
	nH integrated inductor v		2.5% 18.8E-3	V	Enter the maximum allowable output voltage deviation during a load transient. For typical applications, use the maximum overall voltage tolerance minus 0.8% for the DC accuracy of the TPSM8287Bxx device.
11	0nH external inductor →	, t _f	1E-06	s	Enter the rise and fall time of the transient load step.
ba	ttou lood tuonolout ond	šm.	1.5E-3	S	
DE	etter load transient and	τ	12.5E-6	S	
hi	gher ripple	sw	1.50E+6	Hz	Enter the switching frequency (1.5 MHz nominal)
	gilei lippie	L _{fSW}	10%		
	Inductance	L	50E-9	Н	1.5MHz vs. 2.25MHz frequency
	Inductance Tolerance	TOLIND	20%		and the second of the second o
	Maximum Bandwidth	BW _{max}	375E+3	Hz	→ lower BW and higher ripple
	Recommended Bandwidth	BW	200E+3	Hz	
	Target Bandwidth	BW _T	375E+3	Hz	Enter a target BW, between the values of the previous 2 cells. Values closer to 200 kHz are recommended for simpler designs.
	Inductor Ripple Current	ΔI_L	7.7	Α	This is the calculated ripple current in each inductor.
	Total Inductor Current Step Change	$\Delta I_{OUT(max)}$	11.4	А	This is the total load step, once the inductor ripple current has been added to the load step current.

Calculate R_{Comp1}

Minimum Compensation Resistance (Calculated)	R _{Comp1(min)}	1,005	Ω	The is the minimum compensation resistance required to achieve the transient performance requirements.
Compensation Resistance (Used)	R _{comp1}	1,000	Ω	Enter the value of R _{comp1} you will use. This value should be larger than the value calculated above.


• $1k\Omega$ selected as a common value, near the calculated minimum

Calculate required minimum Cout

Minimum Output Capacitance (regulated case)	C _{OUT(min)(reg)}	195E-6	F	This is the minimum output capacitance required, assuming the loop remains in regulation under all conditions.
Minimum Output Capacitance (saturated case)	$C_{OUT(min)(sat)}$	35E-6	F	This is the minimum output capacitance required, assuming the loop saturates during a transient.
Minimum Output Capacitance (Calculated)	C _{OUT(min)}	195E-6	F	This is the minimum output capacitance required to achieve the specified transient performance. It is the maximum of the two values calculated above.
Minimum Output Capacitance (Used)	C _{OUT(min)}	200E-6	F	Enter the minimum capacitance used in the application. Its value must be greater than the minimum calculated output capacitance, taking into consideration, tolerance, temperature effects, DC bias, aging, etc. The TPSM8287Bxx integrates an additional $14\mu\text{F}$ of capacitance.

~200µF of effective capacitance chosen

- Need to pick specific capacitors to obtain this effective capacitance
- Total C_{OUT} = C_{OUT_IC} + C_{LOAD}
- $C_{LOAD} > C_{OUT_IC}$




Select specific capacitors

- Use <u>GRM188C80G476ME01D</u> (47μF) and <u>GRM155C80G106ME18D</u> (10μF)
- $C_{OUT_IC} = 2 \times 47 \mu F + 2 \times 7 \mu F$ (internal C_{OUT})
- $C_{LOAD} = 4 \times 47 \mu F + 4 \times 10 \mu F$
- Use capacitor vendor's simulation tool to estimate effective capacitance over DC bias, AC bias (ripple), and temperature

Effective capacitance simulations

GRM188C80G476ME01D



GRM155C80G106ME18D




Select specific capacitors

C25							
⊿ A		В	С	D	E		
Minimum Output Capacitan	ce (regulated case)	C _{OUT(min)(reg)}	195E-6	-	This is the minimum output capacitance required, assuming the loop remains in regulation under all conditions.		
Minimum Output Capacitan	ce (saturated case)	C _{OUT(min)(sat)}	35E-6	-	This is the minimum output capacitance required, assuming the loop saturates during a transient.		
Minimum Output Capacitan	ce (Calculated)	C _{OUT(min)}	195E-6	F	This is the minimum output capacitance required to achieve the specified transient performance. It is the maximum of the two values calculated above.		
Minimum Output Capacitan	ce (Used)	Соит(min)	193E-6	F	Enter the minimum capacitance used in the application. Its value must be greater than the minimum calculated output capacitance, taking into consideration, tolerance, temperature effects, DC bias, aging, etc. The TPSM8287Bxx integrates an additional 14 µF of capacitance.		

• 193µF of effective capacitance chosen

•
$$C_{LOAD} > C_{OUT_IC}$$




Select C_{Comp1} and C_{Comp2}

Output Voltage Ripple	V _{p-p(max)}	3.3E-3	v	The calculated maximum output voltage ripple, based on the minimum output capacitance value. The ripple will be slightly higher in the application, due to the ESR and ESL in the output capacitors.
Bandwidth	BW	309E+3	Hz	This is the calculated bandwidth of the converter using the above component values.
Primary Compensation Capacitance (Calculated)	C _{Comp1}	2.1E-9	F	This is the calculated primary compensation capacitance value.
Primary Compensation Capacitance (Used)	C _{Comp1}	2.2E-9	F	Enter the value of C _{Comp1} you will use. This value should be the closest standard value to the value calculated above.
Secondary Compensation Capacitance	C _{Comp2}	10E-12	F	Enter the value of C _{Comp2} you will use, if desired. The purpose of this capacitor is to bypass high frequency noise away from the COMP pin. Its value is not critical, and 10 pF is suitable for most applications.
Secondary Compensation Capacitance Pole	f _{pole}	15.9E+6	Hz	This is the calculated frequency of the pole created by C _{comp2} .

Final design 3a

IC: $2 \times 47\mu\text{F} + 2 \times 7\mu\text{F}$ (internal) Load: $4 \times 47\mu\text{F} + 4 \times 10\mu\text{F}$



TPSM8287Bxx Simplified Schemat

Final design




Design slightly misses the transient specification

- Droop compensation removed 6mV of the 8mV transient deviation gap
- 39.4mVp-p deviation during the load transient is still too large
 - 37.6mVp-p requirement

- Design 3a needs further adjustments → Design 3b
- Phase margin (56°) is high → increase gain → larger R_{Comp1}
- Design tweaks:
 - $-R_{Comp1} \rightarrow 1.21k\Omega$


Final design 3a

IC: $2 \times 47\mu\text{F} + 2 \times 7\mu\text{F}$ (internal) Load: $4 \times 47\mu\text{F} + 4 \times 10\mu\text{F}$




TPSM8287Bxx Simplified Schematic

Final design 3b




TPSM8287Bxx Simplified Schematic

Vout (AC) Iload (4A/div)




Load transient results – rising edge


Final design 3a



Final design 3b




Load transient results – falling edge



Bode plot (loop stability, 15A load)

Final design 3a




Final design 3b



Output voltage ripple (15A load)

Final design 3a



Final design 3b


Design misses the transient specification


- 45.6mVp-p deviation during the load transient is too large
 - 37.6mVp-p requirement
- Enable droop compensation feature (via I²C) to reduce the deviation

71

What is droop compensation?

Load/line, adaptive voltage positioning (AVP), voltage droop







Load transient results

Vout (DC with a -740mV offset), Iload (4A/div)





Final design 3b




Load transient results (droop compensation ON)

Vout (DC with a -740mV offset), Iload (4A/div)



Final design 3b



Design summary

Design 3a:

- Transient response: 39.4mVp-p with droop compensation on
 - 45.4mVp-p with droop compensation off
- Ripple: 4.67mVp-p
- Bode plot: 265kHz BW, 56° phase margin, 13dB gain margin
- Output capacitors: $6 \times 0603 + 4 \times 0402$

• Design 3b:

- Transient response: 34.6mVp-p with droop compensation on
 - 40.6mVp-p with droop compensation off
- Ripple: 4.67mVp-p
- Bode plot: 272kHz BW, 52° phase margin, 12dB gain margin
- Output capacitors: $6 \times 0603 + 4 \times 0402$

Q&A

Design summary (the end result)

Design	Goal	C _{OUT}	BW	Phase margin	Gain margin	Output ripple	Transient response
TPS62873 #1a 2.25MHz, 110nH	Transient	6 × 0603 4 × 0402	352kHz	28°	7dB	2.56mV p-p	31.9mV p-p
TPS62873 #1b 2.25MHz, 110nH	Transient	8 × 0603 4 × 0402	288kHz	37°	9dB	2.11mV p-p	31.7mV p-p
TPS62873 #2 2.25MHz, 110nH	Size	4 × 0603 2 × 0402	287kHz	48°	>20dB	3.20mV p-p	67.6mV p-p
TPSM8287B30 #3a 1.5MHz, 50nH	Transient	6 × 0603 4 × 0402	265kHz	56°	13dB	4.67mV p-p	39.4mV p-p
TPSM8287B30 #3b 1.5MHz, 50nH	Transient	6 × 0603 4 × 0402	272kHz	52°	12dB	4.67mV p-p	34.6mV p-p

All designs use the minimum C_{OUT} to meet the requirements

Summary

- Demanding processor core transients are met with the minimum amount of $\mathbf{C}_{\mathsf{OUT}}$
 - External compensation allows tuning of the control loop to the exact C_{OUT} and load transient
 - High DC accuracy, with differential remote sense, allows the most room for the transient deviation
 - Droop compensation supplies additional margin without requiring additional C_{OUT}
- Smallest size design yields <5 mVp-p output voltage ripple with < 100μF effective C_{OUT}

Q&A

Important notice and disclaimer

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to <u>TI's Terms of Sale</u> or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

