








High Voltage

PCB Rule
All the nets highlighted are high current carrying and high voltage carrying, appropriate clearance and width is needed





PCB Rule
Place U3 Close to Q5 and Q6, and minimize distance between Q5_Gate and U3-OUTA, Q6-Gate and U3-OUTB , VSS1 &VSS2 and Q5-Source

PCB Rule

Place U2 Close to Q3 and Q4, and minimize distance between Q3_Gate and U2-OUTA, Q4-Gate and U2-OUTB , VSS1 & VSS2 and Q3-Source