1
/*
2
* File: Inverter_001_private.h
3
*
4
* Code generated for Simulink model 'Inverter_001'.
5
*
6
* Model version : 1.139
7
* Simulink Coder version : 8.14 (R2018a) 06-Feb-2018
8
* C/C++ source code generated on : Wed Apr 14 17:37:41 2021
9
*
10
* Target selection: ert.tlc
11
* Embedded hardware selection: Texas Instruments->C2000
12
* Code generation objectives: Unspecified
13
* Validation result: Not run
14
*/
15
16
#ifndef
RTW_HEADER_Inverter_001_private_h_
17
#define
RTW_HEADER_Inverter_001_private_h_
18
#include "rtwtypes.h"
19
#ifndef
UCHAR_MAX
20
#include <limits.h>
21
#endif
22
23
#if
(
UCHAR_MAX
!=
(0xFFFFU) )
||
(
SCHAR_MAX
!=
(0x7FFF) )
24
#error
Code
was
generated
for
compiler
with
different
sized
uchar
/
char
. \
25
Consider
adjusting
Test
hardware
word
size
settings
on
the
\
26
Hardware
Implementation
pane
to
match
your
compiler
word
sizes
as
\
27
defined
in
limits
.
h
of
the
compiler
.
Alternatively
,
you
can
\
28
select
the
Test
hardware
is
the
same
as
production
hardware
option
and
\
29
select
the
Enable
portable
word
sizes
option
on
the
Code
Generation
>
\
30
Verification
pane
for
ERT
based
targets
,
which
will
disable
the
\
31
preprocessor
word
size
checks
.
32
#endif
33
34
#if
(
USHRT_MAX
!=
(0xFFFFU) )
||
(
SHRT_MAX
!=
(0x7FFF) )
35
#error
Code
was
generated
for
compiler
with
different
sized
ushort
/
short
. \
36
Consider
adjusting
Test
hardware
word
size
settings
on
the
\
37
Hardware
Implementation
pane
to
match
your
compiler
word
sizes
as
\
38
defined
in
limits
.
h
of
the
compiler
.
Alternatively
,
you
can
\
39
select
the
Test
hardware
is
the
same
as
production
hardware
option
and
\
40
select
the
Enable
portable
word
sizes
option
on
the
Code
Generation
>
\
41
Verification
pane
for
ERT
based
targets
,
which
will
disable
the
\
42
preprocessor
word
size
checks
.
43
#endif
44
45
#if
(
UINT_MAX
!=
(0xFFFFU) )
||
(
INT_MAX
!=
(0x7FFF) )
46
#error
Code
was
generated
for
compiler
with
different
sized
uint
/
int
. \
47
Consider
adjusting
Test
hardware
word
size
settings
on
the
\
48
Hardware
Implementation
pane
to
match
your
compiler
word
sizes
as
\
49
defined
in
limits
.
h
of
the
compiler
.
Alternatively
,
you
can
\
50
select
the
Test
hardware
is
the
same
as
production
hardware
option
and
\
51
select
the
Enable
portable
word
sizes
option
on
the
Code
Generation
>
\
52
Verification
pane
for
ERT
based
targets
,
which
will
disable
the
\
53
preprocessor
word
size
checks
.
54
#endif
55
56
#if
(
ULONG_MAX
!=
(0xFFFFFFFFUL) )
||
(
LONG_MAX
!=
(0x7FFFFFFFL) )
57
#error
Code
was
generated
for
compiler
with
different
sized
ulong
/
long
. \
58
Consider
adjusting
Test
hardware
word
size
settings
on
the
\
59
Hardware
Implementation
pane
to
match
your
compiler
word
sizes
as
\
60
defined
in
limits
.
h
of
the
compiler
.
Alternatively
,
you
can
\
61
select
the
Test
hardware
is
the
same
as
production
hardware
option
and
\
62
select
the
Enable
portable
word
sizes
option
on
the
Code
Generation
>
\
63
Verification
pane
for
ERT
based
targets
,
which
will
disable
the
\
64
preprocessor
word
size
checks
.
65
#endif
66
67
/* Skipping ulong_long/long_long check: insufficient preprocessor integer range. */
68
void
InitAdcD
(
void
);
69
void
config_ADCD_SOC2
(
void
);
70
void
config_ADCD_SOC5
(
void
);
71
void
config_ADCD_SOC7
(
void
);
72
void
InitAdcA
(
void
);
73
void
config_ADCA_SOC4
(
void
);
74
void
config_ADCA_SOC6
(
void
);
75
void
config_ADCA_SOC8
(
void
);
76
void
InitAdcC
(
void
);
77
void
config_ADCC_SOC10
(
void
);
78
void
config_ADCC_SOC11
(
void
);
79
void
config_ADCC_SOC12
(
void
);
80
extern
real32_T
rt_roundf_snf
(
real32_T
u
);
81
82
#endif
/* RTW_HEADER_Inverter_001_private_h_ */
83
84
/*
85
* File trailer for generated code.
86
*
87
* [EOF]
88
*/
89