Improving Light Load Power Factor for GaN Based Totem Pole Bridgeless PFC using Digital Phase Locked Loop Based Vector Cancellation & Tracking Error Compensation

Manish Bhardwaj, Sheng-Yang Yu, Zhong Ye, Shamim Choudhury
Texas Instruments Incorporated
Houston/Dallas, Texas, USA

Abstract— The paper proposes a digital based control method which can be used on power factor correction (PFC) circuit to improve converter power factor (P.F.) at light load conditions. A major contributor to a non-unity P.F. is the need of input capacitor to alleviate differential mode electromagnetic interference (EMI) conducted back to the AC source. At light load, the overall system impedance (EMI filter and PFC circuit) becomes more capacitive which leads to large phase difference between voltage and current and results in a low power factor. A digital phase locked loop based vector cancellation (DPLLVC) technique is proposed in this digest to improve the light load P.F. This technique improves upon the previously proposed Phase Leading Filter Current Compensation (PLFCC) technique as it no longer requires a derivative of the input voltage, which can add noise. In addition to DPLLVC technique, a tracking error compensation scheme is added to further improve the PF under light loads. The scheme is tested and results reported on a 3.3KW Gallium-Nitride (GaN) based Totem Pole bridgeless PFC (TTPL PFC) design. With DPLLVC and tracking error compensation techniques, over 37% P.F. improvement is observed when compared to the results with PLFCC technique at 2% load.

Keywords—Totem Pole Bridgeless PFC; PLL; PF; GaN

I. INTRODUCTION

To improve energy efficiency and power quality, there are more and more standards which require high power factor at light load. For example, 80PLUS Titanium requires Power Factor (PF) > 0.95 with 20% load. Additionally, electric vehicle (EV) chargers – specially on-board chargers – can spend significant time doing trickle charging; and as more of these loads connect to the grid effort has to be made to improve light load power factor and power quality [1] [2]. In order to achieve high P.F. in an AC-DC application, a bridge rectifier followed by a PFC Boost converter is generally applied, Fig 1. In the recent years, the development of wide bandgap semiconductors like GaN enable the possibility of using TTPL PFC to achieve both high P.F. and high efficiency at the same time [3] [4] [5] [6], Fig 2. Regardless if it is a PFC with or without bridge rectifier, input capacitor is always required to alleviate differential mode EMI conducted back to the AC source. At light load, the overall system impedance (EMI filter and PFC circuit) becomes more capacitive which leads to large phase difference between voltage and current and results in a low power factor, as depicted in Fig 3 and [7] [8] [9]. By interleaving the Boost PFC stage, the differential mode noise as well as the required input capacitance can be greatly reduced [7]. However, low P.F. at light load issue still exists.

Recently a Phase Leading Filter Current Compensation (PLFCC) technique was proposed [9], where a phase lead is provided to the current reference by adding a scaled version of the derivative of the input voltage. Use of derivative can result in additional noise because of harmonics and noise on the sensed signal. Furthermore application of this technique to TTPL PFC is not discussed in [9]. One key difference in application to totem pole topologies when using this technique is the drive...
for the low frequency FETs. These cannot be directly driven from the sign of the duty cycle commanded by the control loop as the duty might not follow exactly the phase of the grid voltage measured because of the phase lead added.

In this paper a Digital Phase Locked Loop Based Vector Cancellation (DPLLVC) technique is developed in which the grid angle is extracted using a software phase locked loop and the current reference is adjusted using sine and cosine of the grid angle as shown in Fig 4.

A Second Order Generalized Integrator(SOGI) based Phase Locked Loop (PLL) is used to lock the grid angle [10] [11] which filters out any distortion thus making the technique suitable for distorted grid conditions and reduces effect of any potential noise on the current. Furthermore, when using this technique because of the RMS current reduction due to improved power factor an apparent total harmonic distortion (THD) degradation is observed. This apparent degradation has not been discussed in literature earlier and is explained in this paper. For the PFC current loop Duty-Ratio Feed Forward (DFF) control has been shown to improve performance in literature [12]. In this work DFF control is used but tracking error under light load, where open loop gain is lower, is still observed. Therefore an additional phase lead component to compensate for tracking error is added, Fig. 5. That results in significant power factor improvement.

The paper is organized as follows, first the control structure for the TTPL PFC is revisited which is followed by description of the proposed DPLLVC plus tracking error compensation algorithm. Finally the test results with a designed 3.3kW bridgeless totem pole PFC circuit board for EV on board charger are presented.

II. TTPL PFC CONTROL SCHEME

Fig. 6 shows a typical control structure implemented for TTPL PFC. Here the current reference for the current loop is generated from the AC input voltage and the RMS measurement of the AC voltage, thus, it is completely in phase with the input voltage. This, as discussed earlier, results in significant loss of power factor due to the input capacitor current draw at light loads. To simplify the control feedforward of the input voltage, output bus voltage and inductor voltage drop are applied. This enables using a
single controller across a wide load range, but at ultra-light loads the open loop gain is still reduced. Due to interaction with the EMI filter it is not possible to increase the gain and hence tracking error is observed at light loads.

The control structure with the proposed enhancements of DPLLVC and tracking error compensation is shown in Fig. 7. The enhancements are discussed in the following section in detail.

III. DIGITAL PHASE LOCKED LOOP BASED VECTOR CANCELLATION (DPLLVC)

Input capacitance current draw results in loss of power factor as shown in the phasor diagram in Fig. 1, where a current $i^*_\text{ref}$ is commanded from the voltage loop compensator such that it is in phase with the input voltage $v_{AC}$. With the DPLLVC $i^*_{\text{ref,DPLLVC}}$, shown in Fig. 2, is used as the current command of the PFC circuit and is composed of two components one is the current command from the voltage loop compensator that is denoted as $i^*_{\text{ref}}$ and an adjustment $i^*_{\text{input_cap,comp}}$. Given $\omega$ is the AC frequency the $i^*_{\text{ref,DPLLVC}}$ can be written as (1).

$$i^*_{\text{ref,DPLLVC}} = i^*_{\text{ref}} \sin(\omega t) - i^*_{\text{input_cap,comp}} \cos(\omega t) \quad (1)$$

Thus the total input current can be written as (2).

$$i_{AC} = i^*_{\text{ref}} \sin(\omega t) + (i^*_{\text{input_cap}} - i^*_{\text{input_cap,comp}}) \cos(\omega t) \quad (2)$$

If $i^*_{\text{input_cap}} = i^*_{\text{input_cap,comp}}$ unity power factor is achieved, however it is hard to achieve in a practical system because of input cap tolerance and change with temperature and aging [9]. Nevertheless applying this correction results in improvement relative to no correction at all. This analysis assumes the inductor current follows the reference current. Under ultra-light loads this might not be the case due to open loop gain reduction. Hence a tracking error compensation scheme is proposed in addition to DPLLVC in the following section.

IV. TRACKING ERROR COMPENSATION

Using DFF, good tracking of the reference is possible under a wide variety of loads [12]. However under ultra-light loads, because of the non-linearity of the inductance, tracking error is observed because of reduced gain in the system. This results in a phase lag in the actual inductor current with respect to the reference. Thus an additional phase lead component is added to compensate for this tracking error as shown in (3). Unlike input cap compensation used in DPLLVC, this tracking error needs to be reduced as power level increases and open loop gain improves hence a scaling term with power is incorporated in the tracking error correction.

$$i^*_{\text{ref,DPLLVC_TC}} = i^*_{\text{ref}} \sin(\omega t) - i^*_{\text{input_cap,comp}} \cos(\omega t) - i^*_{\text{tracking_error,comp}} \text{power_dependent} \cos(\omega t) \quad (3)$$

![Fig. 7 Control Structure of Single Phase CCM Totem Pole PFC with DPLLVC and Tracking Error Compensation.](image-url)
Table I. Test data of the designed converter operating at 220VRms, 50Hz AC input under varying load condition and with DFF control (no correction applied), with DFF plus DPLLVC and with DPLLVC and Tracking Error Compensation

<table>
<thead>
<tr>
<th>No Correction</th>
<th>With DPLLVC</th>
<th>With DPLLVC and Tracking Error Compensation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Power (Watts)</td>
<td>Input Current (Amps)</td>
<td>iTHD (%)</td>
</tr>
<tr>
<td>28.36</td>
<td>0.486</td>
<td>16.2</td>
</tr>
<tr>
<td>46.61</td>
<td>0.505</td>
<td>15.8</td>
</tr>
<tr>
<td>64.80</td>
<td>0.537</td>
<td>14.3</td>
</tr>
<tr>
<td>138.20</td>
<td>0.738</td>
<td>10.5</td>
</tr>
<tr>
<td>211.54</td>
<td>1.003</td>
<td>8.1</td>
</tr>
<tr>
<td>284.83</td>
<td>1.293</td>
<td>5.8</td>
</tr>
<tr>
<td>358.72</td>
<td>1.596</td>
<td>4.9</td>
</tr>
<tr>
<td>503.95</td>
<td>2.209</td>
<td>3.8</td>
</tr>
</tbody>
</table>

V. EXPERIMENTAL RESULTS

A 3.3kW Totem Pole Bridgeless PFC board was designed as shown in Fig 8. The input EMI filter is on the top left hand side of the board. Texas Instruments TMS320F280049M device is used to implement the control of the power stage and Texas Instruments LMG3410 is selected for the GaN switches. 100kHz is selected as the PWM switching frequency. Fig. 9 shows the efficiency of the design at low line and high line condition and Fig. 10 shows the waveform at steady state and full load. Fig. 11 through 13 show the voltage and current waveforms under ultra-light load (2% load) for the rectifier with DFF control, DFF control plus DPLLVC, and DFF control plus DPLLVC plus tracking error compensation respectively. As can be observed, input current is smoother and RMS value is lower with DFF plus DPLLVC & tracking error compensation under the same load condition. Table 1 lists the complete input, output power and current THD and PF for the tests performed. The data is graphed in Fig. 14 which illustrates the results of improved PF.

V. EXPERIMENTAL RESULTS

A 3.3kW Totem Pole Bridgeless PFC board was designed as shown in Fig 8. The input EMI filter is on the top left hand side of the board. Texas Instruments TMS320F280049M device is used to implement the control of the power stage and Texas Instruments LMG3410 is selected for the GaN switches. 100kHz is selected as the PWM switching frequency. Fig. 9 shows the efficiency of the design at low line and high line condition and Fig. 10 shows the waveform at steady state and full load. Fig. 11 through 13 show the voltage and current waveforms under ultra-light load (2% load) for the rectifier with DFF control, DFF control plus DPLLVC, and DFF control plus DPLLVC plus tracking error compensation respectively. As can be observed, input current is smoother and RMS value is lower with DFF plus DPLLVC & tracking error compensation under the same load condition. Table 1 lists the complete input, output power and current THD and PF for the tests performed. The data is graphed in Fig. 14 which illustrates the results of improved PF.

A power dependent tracking error element is shown to improve the power factor further. For example on the designed converter the EMI filter cap is around 2.2 uF which translates to roughly 0.01 per unit (pu) current under high line condition. Therefore when applying DFF plus DPLLVC a fixed value of 0.01 is used, whereas when using DFF plus DPLLVC and tracking error compensation the factor is changed as shown in Table 1 empirically, which results in further improvement of PF. With the addition of the proposed control changes, an apparent degradation is observed on current THD, when it is plotted with respect to power Fig 15. However this apparent degradation is because RMS value of the current changes as PF improves. Whereas sources of THD, such as deadtime distortion, remain the same. Hence a better metric to determine THD degradation is plotting THD with respect to RMS current, which takes into account the power factor improvements, Fig 16. With which it is seen that the THD difference is much less or negligible.
In this work, enhancements to the PLFCC method using DPLLVC is proposed, which enables its application in distorted grid conditions. Furthermore, application to interleaved TTPL PFC is discussed in this paper, which has not been addressed in literature so far. Tracking error is identified as an additional source of PF degradation and a compensation scheme is proposed. It is shown that with DPLLVC PF at 63W (2% Load) is improved by 16%, which is what will be expected with PLFCC. With tracking error compensation added 37% additional improvement is observed along with 44% reduction in the current draw from the mains. Under even lighter loads the improvement is even higher.

VI. CONCLUSION

REFERENCES


