//###########################################################################
//
// FILE:    hw_erad.h
//
// TITLE:   Definitions for the ERAD registers.
//
//###########################################################################
// $TI Release: F28002x Support Library v3.02.00.00 $
// $Release Date: Tue May 26 17:23:28 IST 2020 $
// $Copyright:
// Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef HW_ERAD_H
#define HW_ERAD_H

//*****************************************************************************
//
// The following are defines for the ERAD register offsets
//
//*****************************************************************************
#define ERAD_O_GLBL_EVENT_STAT    0x0U         // Global Event Status Register
#define ERAD_O_GLBL_HALT_STAT     0x2U         // Global Halt Status Register
#define ERAD_O_GLBL_ENABLE        0x4U         // Global Enable Register
#define ERAD_O_GLBL_CTM_RESET     0x6U         // Global Counter Reset
#define ERAD_O_GLBL_NMI_CTL       0x8U         // Global Debug NMI control
#define ERAD_O_GLBL_OWNER         0xAU         // Global Ownership
#define ERAD_O_GLBL_EVENT_AND_MASK  0xCU         // Global Bus Comparator Event
                                               // AND Mask Register
#define ERAD_O_GLBL_EVENT_OR_MASK  0xEU         // Global Bus Comparator Event
                                               // OR Mask Register
#define ERAD_O_GLBL_AND_EVENT_INT_MASK  0x10U        // Global AND Event Interrupt
                                               // Mask Register
#define ERAD_O_GLBL_OR_EVENT_INT_MASK  0x12U        // Global OR Event Interrupt
                                               // Mask Register
#define ERAD_O_HWBP_MASK          0x0U         // HWBP Mask Register
#define ERAD_O_HWBP_REF           0x2U         // HWBP Reference Register
#define ERAD_O_HWBP_CLEAR         0x4U         // HWBP Clear Register
#define ERAD_O_HWBP_CNTL          0x6U         // HWBP Control Register
#define ERAD_O_HWBP_STATUS        0x7U         // HWBP Status Register
#define ERAD_O_CTM_CNTL           0x0U         // Counter Control Register
#define ERAD_O_CTM_STATUS         0x1U         // Counter Status Register
#define ERAD_O_CTM_REF            0x2U         // Counter Reference Register
#define ERAD_O_CTM_COUNT          0x4U         // Counter Current Value
                                               // Register
#define ERAD_O_CTM_MAX_COUNT      0x6U         // Counter Max Count Value
                                               // Register
#define ERAD_O_CTM_INPUT_SEL      0x8U         // Counter Input Select Register
#define ERAD_O_CTM_CLEAR          0x9U         // Counter Clear Register
#define ERAD_O_CTM_INPUT_SEL_2    0xAU         // Counter Input Select
                                               // Extension Register
#define ERAD_O_CTM_INPUT_COND     0xBU         // Counter Input Conditioning
                                               // Register
#define ERAD_O_CRC_GLOBAL_CTRL    0x0U         // CRC_GLOBAL_CRTL
#define ERAD_O_CRC_CURRENT        0x0U         // CRC_CURRENT
#define ERAD_O_CRC_SEED           0x2U         // CRC_SEED
#define ERAD_O_CRC_QUALIFIER      0x4U         // CRC_QUALIFIER

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_EVENT_STAT register
//
//*****************************************************************************
#define ERAD_GLBL_EVENT_STAT_HWBP1  0x1U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP2  0x2U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP3  0x4U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP4  0x8U         // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP5  0x10U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP6  0x20U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP7  0x40U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_HWBP8  0x80U        // Bus Comparator Module Event
                                               // Status
#define ERAD_GLBL_EVENT_STAT_CTM1  0x100U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM2  0x200U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM3  0x400U       // Counter Module Event Status
#define ERAD_GLBL_EVENT_STAT_CTM4  0x800U       // Counter Module Event Status

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_HALT_STAT register
//
//*****************************************************************************
#define ERAD_GLBL_HALT_STAT_HWBP1  0x1U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP2  0x2U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP3  0x4U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP4  0x8U         // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP5  0x10U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP6  0x20U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP7  0x40U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_HWBP8  0x80U        // Bus Comparator Module Halt
                                               // Status
#define ERAD_GLBL_HALT_STAT_CTM1  0x100U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM2  0x200U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM3  0x400U       // Counter Module Halt Status
#define ERAD_GLBL_HALT_STAT_CTM4  0x800U       // Counter Module Halt Status

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_ENABLE register
//
//*****************************************************************************
#define ERAD_GLBL_ENABLE_HWBP1    0x1U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP2    0x2U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP3    0x4U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP4    0x8U         // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP5    0x10U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP6    0x20U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP7    0x40U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_HWBP8    0x80U        // Bus Comparator Module Global
                                               // Enable
#define ERAD_GLBL_ENABLE_CTM1     0x100U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM2     0x200U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM3     0x400U       // Counter Module Global Enable
#define ERAD_GLBL_ENABLE_CTM4     0x800U       // Counter Module Global Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_CTM_RESET register
//
//*****************************************************************************
#define ERAD_GLBL_CTM_RESET_CTM1  0x1U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM2  0x2U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM3  0x4U         // Global Reset for the counters
#define ERAD_GLBL_CTM_RESET_CTM4  0x8U         // Global Reset for the counters

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_NMI_CTL register
//
//*****************************************************************************
#define ERAD_GLBL_NMI_CTL_HWBP1   0x1U         // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP2   0x2U         // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP3   0x4U         // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP4   0x8U         // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP5   0x10U        // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP6   0x20U        // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP7   0x40U        // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_HWBP8   0x80U        // Bus Comparator non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_CTM1    0x100U       // Counter  non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_CTM2    0x200U       // Counter  non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_CTM3    0x400U       // Counter  non-maskable
                                               // interrupt enable
#define ERAD_GLBL_NMI_CTL_CTM4    0x800U       // Counter  non-maskable
                                               // interrupt enable

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_OWNER register
//
//*****************************************************************************
#define ERAD_GLBL_OWNER_OWNER_S   0U
#define ERAD_GLBL_OWNER_OWNER_M   0x3U         // Global Ownership Bits

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_EVENT_AND_MASK register
//
//*****************************************************************************
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP1  0x1U         // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP2  0x2U         // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP3  0x4U         // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP4  0x8U         // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP5  0x10U        // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP6  0x20U        // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP7  0x40U        // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK1_HWBP8  0x80U        // Bus Comparator AND Event
                                               // Mask1
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP1  0x100U       // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP2  0x200U       // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP3  0x400U       // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP4  0x800U       // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP5  0x1000U      // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP6  0x2000U      // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP7  0x4000U      // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK2_HWBP8  0x8000U      // Bus Comparator AND Event
                                               // Mask2
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP1  0x10000U     // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP2  0x20000U     // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP3  0x40000U     // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP4  0x80000U     // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP5  0x100000U    // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP6  0x200000U    // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP7  0x400000U    // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK3_HWBP8  0x800000U    // Bus Comparator AND Event
                                               // Mask3
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP1  0x1000000U   // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP2  0x2000000U   // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP3  0x4000000U   // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP4  0x8000000U   // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP5  0x10000000U  // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP6  0x20000000U  // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP7  0x40000000U  // Bus Comparator AND Event
                                               // Mask4
#define ERAD_GLBL_EVENT_AND_MASK_MASK4_HWBP8  0x80000000U  // Bus Comparator AND Event
                                               // Mask4

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_EVENT_OR_MASK register
//
//*****************************************************************************
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP1  0x1U         // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP2  0x2U         // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP3  0x4U         // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP4  0x8U         // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP5  0x10U        // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP6  0x20U        // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP7  0x40U        // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK1_HWBP8  0x80U        // Bus Comparator OR Event Mask1
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP1  0x100U       // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP2  0x200U       // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP3  0x400U       // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP4  0x800U       // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP5  0x1000U      // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP6  0x2000U      // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP7  0x4000U      // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK2_HWBP8  0x8000U      // Bus Comparator OR Event Mask2
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP1  0x10000U     // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP2  0x20000U     // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP3  0x40000U     // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP4  0x80000U     // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP5  0x100000U    // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP6  0x200000U    // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP7  0x400000U    // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK3_HWBP8  0x800000U    // Bus Comparator OR Event Mask3
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP1  0x1000000U   // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP2  0x2000000U   // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP3  0x4000000U   // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP4  0x8000000U   // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP5  0x10000000U  // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP6  0x20000000U  // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP7  0x40000000U  // Bus Comparator OR Event Mask4
#define ERAD_GLBL_EVENT_OR_MASK_MASK4_HWBP8  0x80000000U  // Bus Comparator OR Event Mask4

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_AND_EVENT_INT_MASK register
//
//*****************************************************************************
#define ERAD_GLBL_AND_EVENT_INT_MASK_RTOSINT_MASK1  0x1U         // RTOSINT generation mask for
                                               // global AND events
#define ERAD_GLBL_AND_EVENT_INT_MASK_RTOSINT_MASK2  0x2U         // RTOSINT generation mask for
                                               // global AND events
#define ERAD_GLBL_AND_EVENT_INT_MASK_RTOSINT_MASK3  0x4U         // RTOSINT generation mask for
                                               // global AND events
#define ERAD_GLBL_AND_EVENT_INT_MASK_RTOSINT_MASK4  0x8U         // RTOSINT generation mask for
                                               // global AND events

//*****************************************************************************
//
// The following are defines for the bit fields in the GLBL_OR_EVENT_INT_MASK register
//
//*****************************************************************************
#define ERAD_GLBL_OR_EVENT_INT_MASK_RTOSINT_MASK1  0x1U         // RTOSINT generation mask for
                                               // global OR events
#define ERAD_GLBL_OR_EVENT_INT_MASK_RTOSINT_MASK2  0x2U         // RTOSINT generation mask for
                                               // global OR events
#define ERAD_GLBL_OR_EVENT_INT_MASK_RTOSINT_MASK3  0x4U         // RTOSINT generation mask for
                                               // global OR events
#define ERAD_GLBL_OR_EVENT_INT_MASK_RTOSINT_MASK4  0x8U         // RTOSINT generation mask for
                                               // global OR events

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_CLEAR register
//
//*****************************************************************************
#define ERAD_HWBP_CLEAR_EVENT_CLR  0x1U         // Event Clear register

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_CNTL register
//
//*****************************************************************************
#define ERAD_HWBP_CNTL_BUS_SEL_S  1U
#define ERAD_HWBP_CNTL_BUS_SEL_M  0x1EU        // Bus select bits
#define ERAD_HWBP_CNTL_STOP       0x20U        // Stop bit (Halt/No Halt of
                                               // CPU)
#define ERAD_HWBP_CNTL_RTOSINT    0x40U        // RTOSINT bit
#define ERAD_HWBP_CNTL_COMP_MODE_S  7U
#define ERAD_HWBP_CNTL_COMP_MODE_M  0x380U       // Compare mode

//*****************************************************************************
//
// The following are defines for the bit fields in the HWBP_STATUS register
//
//*****************************************************************************
#define ERAD_HWBP_STATUS_EVENT_FIRED  0x1U         // HWBP Event Fired bits
#define ERAD_HWBP_STATUS_MODULE_ID_S  8U
#define ERAD_HWBP_STATUS_MODULE_ID_M  0x3F00U      // Identification bits
#define ERAD_HWBP_STATUS_STATUS_S  14U
#define ERAD_HWBP_STATUS_STATUS_M  0xC000U      // Status bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_CNTL register
//
//*****************************************************************************
#define ERAD_CTM_CNTL_START_STOP_MODE  0x4U         // Start_stop mode bit
#define ERAD_CTM_CNTL_EVENT_MODE  0x8U         // Event mode bit
#define ERAD_CTM_CNTL_RST_ON_MATCH  0x10U        // Reset_on_match bit
#define ERAD_CTM_CNTL_STOP        0x40U        // Stop bit (Halt/No Halt of
                                               // CPU)
#define ERAD_CTM_CNTL_RTOSINT     0x80U        // RTOSINT bit
#define ERAD_CTM_CNTL_START_STOP_CUMULATIVE  0x100U       // Start stop cumulative bit
#define ERAD_CTM_CNTL_RST_EN      0x400U       // Enable Reset
#define ERAD_CTM_CNTL_CNT_INP_SEL_EN  0x800U       // Counter Input Select Enable

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_STATUS register
//
//*****************************************************************************
#define ERAD_CTM_STATUS_EVENT_FIRED  0x1U         // Counter Event Fired bits
#define ERAD_CTM_STATUS_OVERFLOW  0x2U         // Counter Overflowed
#define ERAD_CTM_STATUS_MODULE_ID_S  2U
#define ERAD_CTM_STATUS_MODULE_ID_M  0xFFCU       // Identification bits
#define ERAD_CTM_STATUS_STATUS_S  12U
#define ERAD_CTM_STATUS_STATUS_M  0xF000U      // Status bits

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_INPUT_SEL register
//
//*****************************************************************************
#define ERAD_CTM_INPUT_SEL_CNT_INP_SEL_S  0U
#define ERAD_CTM_INPUT_SEL_CNT_INP_SEL_M  0x7FU        // Counter Input Select
#define ERAD_CTM_INPUT_SEL_STA_INP_SEL_S  8U
#define ERAD_CTM_INPUT_SEL_STA_INP_SEL_M  0x7F00U      // Counter Sart Input Select

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_CLEAR register
//
//*****************************************************************************
#define ERAD_CTM_CLEAR_EVENT_CLEAR  0x1U         // Clear EVENT_FIRED
#define ERAD_CTM_CLEAR_OVERFLOW_CLEAR  0x2U         // Clear OVERFLOW

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_INPUT_SEL_2 register
//
//*****************************************************************************
#define ERAD_CTM_INPUT_SEL_2_STO_INP_SEL_S  0U
#define ERAD_CTM_INPUT_SEL_2_STO_INP_SEL_M  0x7FU        // Counter Stop Input Select
#define ERAD_CTM_INPUT_SEL_2_RST_INP_SEL_S  8U
#define ERAD_CTM_INPUT_SEL_2_RST_INP_SEL_M  0x7F00U      // Counter Reset input Select

//*****************************************************************************
//
// The following are defines for the bit fields in the CTM_INPUT_COND register
//
//*****************************************************************************
#define ERAD_CTM_INPUT_COND_CTM_INP_INV  0x1U         // Counter Input Invert
#define ERAD_CTM_INPUT_COND_CTM_INP_SYNCH  0x2U         // Counter input synchronizer
                                               // enable
#define ERAD_CTM_INPUT_COND_STA_INP_INV  0x10U        // Start input Invert
#define ERAD_CTM_INPUT_COND_STA_INP_SYNCH  0x20U        // Start input synchronizer
                                               // enable
#define ERAD_CTM_INPUT_COND_STO_INP_INV  0x100U       // Stop input Invert
#define ERAD_CTM_INPUT_COND_STO_INP_SYNCH  0x200U       // Stop input synchronizer
                                               // enable
#define ERAD_CTM_INPUT_COND_RST_INP_INV  0x1000U      // Reset input Invert
#define ERAD_CTM_INPUT_COND_RST_INP_SYNCH  0x2000U      // Reset input synchronizer
                                               // enable

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC_GLOBAL_CTRL register
//
//*****************************************************************************
#define ERAD_CRC_GLOBAL_CTRL_CRC1_INIT  0x1U         // Initialize CRC Module 1
#define ERAD_CRC_GLOBAL_CTRL_CRC2_INIT  0x2U         // Initialize CRC Module 2
#define ERAD_CRC_GLOBAL_CTRL_CRC3_INIT  0x4U         // Initialize CRC Module 3
#define ERAD_CRC_GLOBAL_CTRL_CRC4_INIT  0x8U         // Initialize CRC Module 4
#define ERAD_CRC_GLOBAL_CTRL_CRC5_INIT  0x10U        // Initialize CRC Module 5
#define ERAD_CRC_GLOBAL_CTRL_CRC6_INIT  0x20U        // Initialize CRC Module 6
#define ERAD_CRC_GLOBAL_CTRL_CRC7_INIT  0x40U        // Initialize CRC Module 7
#define ERAD_CRC_GLOBAL_CTRL_CRC8_INIT  0x80U        // Initialize CRC Module 8
#define ERAD_CRC_GLOBAL_CTRL_CRC1_EN  0x100U       // Enable CRC Module 1
#define ERAD_CRC_GLOBAL_CTRL_CRC2_EN  0x200U       // Enable CRC Module 2
#define ERAD_CRC_GLOBAL_CTRL_CRC3_EN  0x400U       // Enable CRC Module 3
#define ERAD_CRC_GLOBAL_CTRL_CRC4_EN  0x800U       // Enable CRC Module 4
#define ERAD_CRC_GLOBAL_CTRL_CRC5_EN  0x1000U      // Enable CRC Module 5
#define ERAD_CRC_GLOBAL_CTRL_CRC6_EN  0x2000U      // Enable CRC Module 6
#define ERAD_CRC_GLOBAL_CTRL_CRC7_EN  0x4000U      // Enable CRC Module 7
#define ERAD_CRC_GLOBAL_CTRL_CRC8_EN  0x8000U      // Enable CRC Module 8

//*****************************************************************************
//
// The following are defines for the bit fields in the CRC_QUALIFIER register
//
//*****************************************************************************
#define ERAD_CRC_QUALIFIER_CRC_QUALIFIER_S  0U
#define ERAD_CRC_QUALIFIER_CRC_QUALIFIER_M  0x1FU        // CRC Qualifier Register
#endif
