File: Calculating Adaptive Delays.xmcd

## Colin Gillmor

colingillmor@ti.com

The delays are given by eq (3) and (4) in the UCC28950 datasheet, slusa16d
$\mathrm{T}_{\mathrm{ABSET}}=\left(\frac{5 \mathrm{R}_{\mathrm{AB}}}{0.26+\mathrm{CS} \cdot \mathrm{K}_{\mathrm{A}} \cdot 1.3}\right) \mathrm{ns} \quad$ And $\quad \quad \mathrm{T}_{\mathrm{CDSET}}=\left(\frac{5 \mathrm{R}_{\mathrm{CD}}}{0.26+\mathrm{CS} \cdot \mathrm{K}_{\mathrm{A}} \cdot 1.3}\right) \mathrm{ns}$
$R_{A B}$ and $R_{C D}$ are in $\mathrm{kOhm}, \mathrm{CS}$ is the voltage at the CS pin in Volts

The same formula is used for $T_{A B S E T}$ and $T_{\text {CDSET }}$. Normally the optimum delay times are different so $R_{A B}$ may differ from $R_{C D}$
$K_{A}=\frac{R_{A}}{R_{A}+R_{B}}$
$K_{A}$ is the ratio of the resistor potential divider between the CS pin and the ADEL pin

We can use these equations to reproduce the graphs in Fig 29 and Fig 30 of the datasheet by setting $R_{A B}=13$ for Fig 29 and $R_{A B}=90$ for Fig 30 $K A$ is varied from 0 to 1 and the result is graphed from $C S=0$ to $C S=2$
$\mathrm{T}_{\mathrm{ABSET}}\left(\mathrm{R}_{\mathrm{AB}}, \mathrm{K}_{\mathrm{A}}, \mathrm{CS}\right):=\left(\frac{5 \mathrm{R}_{\mathrm{AB}}}{0.26+\mathrm{CS} \cdot \mathrm{K}_{\mathrm{A}} \cdot 1.3}\right)$



## ADAPTIVE Delays:

The graphs and equations above allow us to set a baseline delay with RAB or RCD and then to tailor the way in which the delays are modified as a function of the CS signal by choosing the appropriate value of KA. Note that the total resistance of the potential divider between the CS pin and GND should be in the range 10 k to 20 k .

## FIXED Delays:

Fixed delays between 250 ns and 1730 ns can be programmed by choosing $R_{A B}$ and $R_{C D}$ in the range 13 kOhm to 90 kOhm . The ADEL pin is grounded so $\mathrm{K}_{\mathrm{A}}=0$ and the $\mathrm{T}_{\text {ABSET }}$ equation above can be simplified to
$T_{\text {DEL_fixed }}\left(R_{\text {DEL }}\right):=\frac{5 R_{\text {DEL }}}{0.26} \quad$ Where $R_{D E L}$ is $R_{A B}$ or $R_{C D}$ depending on whether $T_{\text {ABSET }}$ or $T_{\text {CDSET }}$ is being programmed

## Short FIXED Delays:

To set a fixed delay time which is less than the 250 ns we get when we set $R_{A B}=13$ we put a fixed voltage on $A D E L$, this reduces the fixed baseline delay set by $R_{A B}$ in a predictable way.
In this situation the voltage on the ADEL pin is fixed so we re-write the equation for the delay time in terms of $\mathrm{V}_{\text {ADEL }}$ rather than CS
$V_{A D E L}$ is a fixed voltage and not a proportion of $C S$ therefore $K A=1$ so we can remove it from the equation.
We get this equation for $T_{\text {ABSET_fixed }}$ The same equation can be used to calculate the $T_{\text {CDSET_fixed }}$ delay
$\mathrm{T}_{\text {ABSET fixed }}\left(\mathrm{R}_{\mathrm{AB}}, \mathrm{V}_{\text {ADEL }}\right):=\frac{5 \mathrm{R}_{\text {AB }}}{} \quad$ This equation can be used to calculate the fixed delay produced by any given
$\mathrm{ABSET}_{-}$fixed $\left(\mathrm{R}_{\mathrm{AB}}, \mathrm{V}_{\mathrm{ADEL}}\right):=\overline{0.26+\mathrm{V}_{\mathrm{ADEL}} \cdot 1.3}$ combination of $R_{\text {DELAB }}$ and $V_{A D E L}$.
$\mathrm{T}_{\text {ABSET_fixed }}\left(13, \mathrm{~V}_{\text {ADEL }}\right)$


This graph is essentially the same as the earlier one for $T_{A B S E T}$ with $K A=1$ and $R_{A B}=13$

The result gives the same result as the KA= 1 curves above, for example

| $\mathrm{T}_{\text {ABSET_fixed }}(13,1)=41.667$ | Where |
| :--- | :--- |
| $\mathrm{T}_{\text {ABSET }^{(13,1,1)}}=41.667$ | Where |

$\mathrm{T}_{\text {ABSET_fixed }}\left(\mathrm{R}_{\mathrm{AB}}, \mathrm{V}_{\text {ADEL }}\right)=\frac{5 \mathrm{R}_{\mathrm{AB}}}{0.26+\mathrm{V}_{\text {ADEL }} \cdot 1.3}$
$\mathrm{T}_{\mathrm{ABSET}}\left(\mathrm{R}_{\mathrm{AB}}, \mathrm{K}_{\mathrm{A}}, \mathrm{CS}\right)=\frac{5 \mathrm{R}_{\mathrm{AB}}}{0.26+\mathrm{CS} \cdot \mathrm{K}_{\mathrm{A}} \cdot 1.3}$

## NOTES:

The delay setting resistor at the DELAB and DELCD pins must be in the range 13 k to 90 k
These resistors set a baseline delay which is then modified by the voltage on the ADEL pin
With the ADEL pin connected through a potential divider to the CS pin the voltage at the ADEL pin must be in the range 0 to 2 V
IF the ADEL pin is used to modify the baseline delaygenerate a fixed delay then the voltage at the ADEL pin is fixed and can be in the range 0 to its AbsMax but it is recommended to keep $\mathrm{V}_{\text {ADEL }}$ below 2 V .

This approach to calculating fixed delays is different to that shown in the UCC28950 datasheet (SLUSA16D) but it's equally valid.
All of these delay calculations are approximate because they cannot take account of external delays outside of the control of TI - for example propagation delays through the driver circuits and response times of the switches.

