




Power Sequencing

It is recommended powering up the DSP with the following sequence:





1. 3.3V first -> VDDIO second -> 0.6V -> 1.2V -> 0.94V
2. Keep RESET_N pins low (asserted)

The PGOOD_M signal should be connected to either on-board MCU or PMIC and it must be held low during initial power up. It must be driven high at least 1 ms after all external supplies are stable.

After all power supplies and clock reference are stable, RESET_N pin can then be set high.

Table 8-5. Default Output Voltage Setpoints

VSEL Pin ¹	VSET[7:0]	I2C Device Address	Output Voltage Setpoint
6.2 kΩ to GND	0x50	0x44	800 mV
Short-Circuit to GND	0x46	0x45	750 mV
Short-Circuit to V _{IN}	0x5F	0x46	875 mV
47 kΩ to V _{IN}	0x24	0x47	580 mV



2.4MHz switching frequency
I2C Addr 0x45, start up output voltage 1.1V

I = Input
OP = Output Push-pull
A = Analog
OD = Output Open-drain

AEC Leo 1.6T			
Title			
05 Regulators			
Size	Document Number	Rev	
B	1_6T OSFP AEC MARVELL LEO	A	
Date:	Tuesday, March 04, 2025	Sheet	5 of 7