

BLNK						
		In addition to t ₁				
	Blanking delay	BLNK = RTN	35	52	75	ns
		$R_{BLNK} = 49.9 \text{ k}\Omega$	41	52	63	
cs						
V _{CSMAX}	Maximum threshold voltage	V _{CTL} = V _B , V _{CS} ↑ until GATE duty cycle drops	0.50	0.55	0.60	V
t ₁	Turn off delay	V _{CS} = 0.65 V	25	41	60	ns
V _{SLOPE}	Internal slope compensation voltage	Peak voltage at maximum duty cycle, referred to CS	90	118	142	mV
I _{SL_EX}	Peak slope compensation current	V _{CTL} = V _B , I _{CS} at maximum duty cycle (ac component)	30	42	54	μА
	Bias current (sourcing)	Gate high, dc component of CS current	2	3	4.2	μА

⁽¹⁾ The hysteresis tolerance tracks the rising threshold for a given device

<Question1>

388mV

388mV 74.8ns 54.8ns

> We would like to confirm operation of CS pin. How much is the time until which FET gate turning off after CS sensing?

We assume following;

- 1. Flowing current over VCS threshold($0.50V \sim 0.60V$)
- 2. Progress of Blanking time(41ns~63ns@RBLUNK=49.9kohm)
- 3. Turn off delay(25ns~60ns)
- 4. The FET gate stops.

Is our recognition correct? If you have some advice, could you let us know?

11 Apr 2018 12:47:21