


## BQ25756 Schematic Checklist:





			_				INPUT POWER- DESIGN CHECKLIST	
PIN NAME		REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
		Optional	R2(RAC)	5mΩ		20mΩ	Differential input current sensing and current lim linput current sensing resistor. This is used for both input current limit regulation and for inductor current sensing of the average current mode control architecutre of the charger.	It setting R2[RAC] is not required if input current limit functionality is not needed. Short ACP and ACN to VAC if R2[RAC] is not being used.Refer to section 8.2.2.7 Sense Resistor (RAC_SNS and RBAT_SNS) and Current Programming for choosing the correct resistor value if input current limit functionality is needed.
		Optional	R5,R6		10Ω		Input current sense switching noise and common mode	Can be removed if R2(RAC) is not going to be used.
ACP-ACN, ILIM_HIZ	30,29,10	Optional	C10,C11		100nF		and noise filtering	Can be removed if R2(RAC) is not going to be used.
		Optional	C34		470nF		Differential mode noise filtering	Can be removed if R2(RAC) is not going to be used.
		Optional	R66	-	2.5kΩ	-	Resistor to PGND	Refer to section 7.3.5.1.1.1 ILIM_HIZ Pin of the datasheet for
		Required	C44, C7, C70	80uF	160uF		Bulk input capcitance	choosing the correct resistor values. The Caps should be a mixture of ceramic and electrolytic.The caps C44, C7 and C70 need to be spread and balanced across the sense resistors. The caps don't need to be exact. The ratio between the caps on both sides of the sense resistor can be as great as 1 to 10.
REGN	24	Required	C22	4.7uF	4.7uF		Internal LDO output Internal LDO output stabilizing capacitor	Placed close to the IC REGN pin.
		кедиігеа	C22	4.7UF	4.7UF		Converter (Forward Buck Mode) High-Side N-Channel MC	
HIDRV1	27	Required	Q1				Converter (forward buck mode) active High-Side N-Channel MOSFET	This is also the reverse boost mode synchronous High-Side MOSFET.
		Recommended	RHIDRV1	0Ω			Q1 High-Side MOSFEt gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn-on and turn-off.
							Converter (Forward Buck Mode) Low-Side N-Channel MC	SFET gate driver
LODRV1	25	Required	Q2				Converter (forward buck mode) active Low-Side N-Channel MOSFET	This is also the reverse boost mode synchronous Low-Side MOSFET.
		Recommended	RLORV1	0Ω			Q2 Low-Side MOSFEt gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q2 turn-on and turn-off.
	28-18, 26,20, 23						Buck-boost switching nodes and High-Side MOSFET boo	
		Required	и		10uH		Converter inductor	SW1 and SW2 should be connected to minimize the inductive path from the IC pin to the Inductor
		Required	D2,D3		-		BTST1/BTST2 Diode-OR	BTST diodes should use a Schottky diode to minimize reverse recovery loss
		Required	C26		4.7uF	_	Connected between DRV-SUP and PGND Converter bootstrap capacitor for Q1 High-Side	
SW1-SW2, BTST1, BTST2, DRV-SUP		Required	C12		100nF		N Channel MOSFET gate driver	Capacitor needs to be placed close to the IC.
		Recommended	R13		0Ω		Bootstrap capacitor discharge current limiting resistor F	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn-on.
		Required	C18		100nF		Converter bootstrap capacitor for Q4 High-Side N Channel MOSFET gate driver	Capacitor needs to be placed close to the IC.
		Recommended	R23		0Ω		Bootstrap capacitor discharge current limiting resistor F	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on.
							Converter (Forward Boost Mode) High-Side N-Channel M	DSFET gate driver
HIDRV2	19	Required	Q3				Converter (forward boost mode) active High-Side N-Channel MOSFET	This is also the reverse buck mode synchronous High-Side MOSFET.
		Recommended	RHIDRV2	0Ω			Q3 High-Side MOSFEt gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q3 turn-on and turn-off.
							Converter (Forward Boost Mode) Low-Side N-Channel Mo	DSFET gate driver
LODRV2	25	Required	Q4				Converter (forward boost mode) active Low-Side N-Channel MOSFET	This is also the reverse buck mode synchronous Low-Side MOSFET.
		Recommended	RLORV2	0Ω			Q4 Low-Side MOSFEt gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on and turn-off.
	1						Converter (Forward Boost Mode) Low-Side N-Channel M	
ACUV, ACOV	34, 35	Optional	R21		Ω* Ω*		Resistor divider from VAC to PGND to program	Refer to section 8.2.2.1 ACUV/ACOV Input Voltage Operating
		Optional Optional	R27 R30		Ω* *Ω		the undervoltage and overvoltage protection.	Window Programming of the datasheet for choosing the correct resistor values. Tie to ground to set widest operating window.
	1	Optional	50		11		Input Voltage Detection and Power	correct reastor values. He to ground to set whilest operating window.
VAC	33,32	Required	C16		1uF		Input voltage noise decoupling capacitor	Place close to the VAC Pin
								,



OUTPUT POWER- DESIGN CHECKLIST									
PIN NAME		REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS	
							Differential charge current sensing		
		Required	R24	-	5mΩ	-	Input current sensing resistor. This is used for both input current limitk regulation and for inductor current sensing of the average current mode control architecutre of the charger.	The battery sense resistor between SRP and SRN is fixed at $\mbox{Sm}\xspace;$ using a differnet value is not recommend.	
SRP,SRN	14,13	Required	R22, R25		10Ω		Input current sense switching noise and common		
SRP, SRIN	14,15	Required	C21,C23		100nF		mode and noise filtering		
		Required	C35		470nF		Differential mode noise filtering		
			C57,C39,C38	80uF	160uF		bulk output capacitance	The Caps should be a mixture of ceramic and electrolytic. The caps C44, C7 and C70 need to be spread and balanced across the sense resistors. The caps don't need to be exact. The ratio between the caps on both sides of the sense resistor can be as great as 1 to 10.	
							Charge Current Limit setting		
ICHG	9	Optional	R67	3.33kΩ	5kΩ	10kΩ	Resistor to PGND	Refer to section <b>7.3.4.1.1 Charge Current Programming</b> (ICHG pin and ICHG_REG) of the datasheet for choosing the correct resistor values. This pin can be tied to GND if not used.	
	12, 11						Charge voltage		
FB, FBG		Required	R28		249kΩ		Voltage divider used to adjust output battery	(R28*VFB REG)	
ro, rbg		Required	R64		*kΩ		regulation voltage. R28 needs to be 249k $\Omega$	$R64 = \frac{(R28*VFB_REG)}{(Vout-VFB_REG)}$	







					COM	MUNICA	TION AND MISC INPUT/OUTPUT SIGNAL- DESIGN CHECKLIST	
PIN NAME		REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
							I2C or SMBus Open-drain communication input and c	butput
SCL,SDA	1,2	Optional	R53,R54		10kΩ		Pullup resistors for the open-drain I2C or SMBus clock and data communication bus	The BQ25756 can operate in standalone by setting the charge current and voltage through external resistor on ICHG and FB, FBG pin. The 10kohm resistor is required if host control configuration is desired
							Open Drain Charge Status 1 Output	J
STAT1	4		R50		2.21K		STAT1 pull up resistor to 3.3V	
		Optional	D4		-		STAT1 LED Indicator	This pin can be left floating if not used
							Open Drain Charge Status 2 Output	
STAT2	5	Optional	R51		2.21K		STAT2 pull up resistor to 3.3V	This pin can be left floating if not used
		Optional	D5		-		STAT2 LED Indicator	This pin can be left hoating if not used
/PG							Open Drain Active Low Power Good Indicator	
//0	6	Optional	R52		2.21K		/PG pull up resistor to 3.3V	This pin can be left floating if not used
		Optional	D6		-		/PG LED Indicator	This pin can be left hoating it not used
/CE	7						Open Drain Active Low Charge Enable Indicator	
/62	'	Required	R56		10kΩ		/CE pull up resistor to 3.3V	/CE must be pulled High or Low, do not leave floating.
	8						Temperature Qualification Voltage Input	
TS		Required	R34		*Ω		Resistor divider from REGN to TS to PGND	Refer to section <b>7.3.4.7.1 JEITA Guideline Compliance in</b> Charge Mode in the datasheet for choosing the correct resistor values.
15		Required	R65		*Ω			
		Required	Thermistor		103AT-2 10 kΩ			charge mode in the datasheer of thoosing the correct resistor values.
/INT	3						Open Drain Interrupt Output	
,		Optional	R55		10kΩ		/INT pull up resistor to 3.3V	This pin can be left floating if not used
	36				1	1	Switching Frequency and Synchronization Input	
FSW_SYNC		Required	RFSW	40kΩ	-	200kΩ	Used to set the nominal switching frequency	$R_{FSW} = \frac{1}{10 \times \left( f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9} \right)}$
PGND	17						GND	
PGND	1/	Required	-		-		Tie this pin to PGND	Tie this pin to PGND
PGND	37&22						Power Ground Return	
	3/6(22	Required	-		-		IC Ground Return	
	31						NC PINS	
NC PINS	51	Required	-		-		Leave this pin NC, do not tie to ground	
NC PINS	15	Required	-		-		Leave this pin NC, do not tie to ground	
	16	Required	-		-		Leave this pin NC, do not tie to ground	

## BQ25756 Layout Guidelines


Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

Components	Function	Impact	Guidelines
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Boost low side FET, boost high side FET, output capacitors	Boost output loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the output of the boost. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place output ceramic capacitors close to the switching FETs.
Sense resistors, Switching FETS, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors have low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1 to 2-A per via for a 10-mil via with 1oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP, BTST1, BTST2, capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitors are used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC
LODRV1, LODRV2	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 and LODRV2 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 and LODRV2 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20 mil gate drive trace width.

HIDRV1, HIDRV2, SW1 (pin trace), SW2 (pin trace)	High side gate drive	High frequency noise, parasitic ringing, gate drive integrity	HIDRV1 and HIDRV2 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 and HIDRV2 are SW1 and SW2, respectively. Route HIDRV1/SW1 and HIDRV2/SW2 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20 mil gate drive trace width.
Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, Switching integrity	Pin voltage determines the setting for input current limit, output current limit and switching frequency. Ground noise on these could lead to inaccuracy. Minimize ground return from these resistors to the IC ground pin.
Input (ACP, CAN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and Regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode ( $V_{ACUV_DPM}$ ). FB divider sets battery voltage regulation in forward mode ( $V_{FB_ACC}$ ). Route the top of the divider point to the target regulation location Avoid routing close to high power switching nodes.
Bypass capacitors	Noise filter	Noise immunity	Place lowest value cap+B7:D12acitors closest to the IC

## Layout Example:

Based on the above layout guidelines, the buck-boost PCB layout example top view is shown below including all the key power components.



For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in the Image below. Use wide trace for gate drive traces, minimum 20 mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.

