

# Programmer's Guide

## TPS65219 NVM Programming Guide

---



### ABSTRACT

The TPS65219 family of power management integrated circuits (PMICs) include a configurable non-volatile memory (NVM) space. This programming guide details the step by step instructions to define the PMIC default configuration and re-program the NVM.

### Table of Contents

<b>1 Introduction.....</b>	<b>3</b>
<b>2 Harware Setup Overview.....</b>	<b>4</b>
<b>3 Typical NVM definition flow.....</b>	<b>5</b>
<b>4 Programming Instructions.....</b>	<b>8</b>
4.1 Configuring Enable Settings.....	8
4.2 Configuring the Bucks.....	10
4.3 Configuring LDOs.....	11
4.4 Configuring GPIOs.....	13
4.5 Configuring Sequence.....	14
4.6 Configuring Multi-Funtion pins.....	17
4.7 Configuring the EN/PB/VSENSE pin.....	20
4.8 NVM re-programming.....	20
<b>A Non-NVM Registers .....</b>	<b>22</b>
<b>B References.....</b>	<b>23</b>

### List of Figures

Figure 2-1. Hardware Setup for NVM programming.....	4
Figure 3-1. Socketed EVM.....	5
Figure 3-2. Prototype Example.....	6
Figure 3-3. TPS65219-GUI.....	7
Figure 4-1. NVM Programming.....	8
Figure 4-2. Enable settings using the TPS65219-GUI .....	9
Figure 4-3. Bucks settings using the TPS65219-GUI .....	10
Figure 4-4. LDOs settings using the TPS65219-GUI .....	12
Figure 4-5. GPIOs Configuration.....	13
Figure 4-6. Sequence Configuration.....	15
Figure 4-7. Multi-Function Configuration using the TPS65219-GUI .....	18
Figure 4-8. EN/PB/VSENSE configuration using the TPS65219-GUI.....	20
Figure 4-9. NVM re-programming using TPS65219-GUI.....	21
Figure 4-10. Export NVM settings using TPS65219-GUI.....	21

### List of Tables

Table 1-1. TPS65219 user-programmable variants.....	3
Table 2-1. Minimum Hardware Requirements for NVM programming.....	4
Table 4-1. NVM registers for enable settings .....	9
Table 4-2. NVM registers for Buck1 configuration.....	11
Table 4-3. NVM registers for Buck2 configuration.....	11
Table 4-4. NVM registers for Buck3 configuration.....	11
Table 4-5. NVM registers for Switching Mode (Only applicable if BUCK_FF_ENABLE = 1h).....	11
Table 4-6. NVM registers for LDO1 settings .....	12
Table 4-7. NVM registers for LDO2 settings .....	12
Table 4-8. NVM registers for LDO3 settings .....	12
Table 4-9. NVM registers for LDO4 settings .....	13

## Table of Contents

Table 4-10. NVM registers for GPIO settings .....	14
Table 4-11. NVM register for multi-PMIC Configuration .....	14
Table 4-12. Power-Up Sequence - Slot Assignments.....	15
Table 4-13. Power-UP Sequence - Slot Duration.....	16
Table 4-14. Power-Down Sequence - Slot Assignments.....	16
Table 4-15. Power-down Sequence - Slot Duration.....	17
Table 4-16. NVM registers for VSEL_SD / VSEL_DDR.....	18
Table 4-17. NVM registers for MODE / STBY.....	18
Table 4-18. NVM registers for MODE / RESET.....	19
Table 4-19. NVM registers for EN / PB / VSENSE .....	20
Table 4-20. I2C write to save register settings into NVM.....	21

DRAFT ONLY  
TI Confidential - NDA Restrictions

## Trademarks

All trademarks are the property of their respective owners.

## 1 Introduction

The configuration process described in this document writes to the NVM space and is intended to be used in a production line or prototype board. This mechanism is not intended to be used in final applications since the process impacts the regulator outputs and the function of digital pins. The TPS6521905 is an orderable part number, part of the TPS65219 family, created specifically to support custom NVM configuration. [Table 1-1](#) shows the user-programmable variants and the supported package size, temperature and switching mode.

**Table 1-1. TPS65219 user-programmable variants**

OPN	Package	Temperature	Switching Frequency Supported
TPS6521905RHBR	RHB - 5x5 (0.5mm pitch)	T <sub>a</sub> = -40C to 105C T <sub>j</sub> = -40C to 125C	Quasi-Fixed Frequency (auto-PFM and forced-PWM)
TPS6521905RSMR	RSM - 4x4 (0.4mm pitch)	T <sub>a</sub> = -40C to 105C T <sub>j</sub> = -40C to 125C	Quasi-Fixed Frequency (auto-PFM and forced-PWM)
TPS6521905WRHBRQ1	RHB - 5x5 (0.5mm pitch) Wettable Flank	T <sub>a</sub> = -40C to 125C T <sub>j</sub> = -40C to 150C	Quasi-Fixed Frequency (auto-PFM and forced-PWM)
Available Upon Request	RHB - 5x5 (0.5mm pitch) Wettable Flank	T <sub>a</sub> = -40C to 125C T <sub>j</sub> = -40C to 150C	Fixed Frequency (out-of-phase switching and spread spectrum available for Buck converters)


TI offers two socketed EVMs, one for each package size, to support NVM programming. TPS65219EVM-SKT is the orderable part number for the 5x5 socketed EVM and TPS65219EVM-RSM is the orderable for the 4x4 socketed EVM.

## 2 Hardware Setup Overview

The PMIC has two memory spaces, the register map space and the NVM space. Re-programming the NVM is done by first writing to the register map through the serial interface (I<sup>2</sup>C) and then saving the register settings into the NVM. Because the configuration first involves writing to the register map, which controls the regulator and digital pins, there must be no dependency or need to use the PMIC resources. For example, an external power supply must be used to supply the pull-up resistors of the I<sup>2</sup>C pins instead of one of the PMIC power resources while reprogramming the NVM.

**Table 2-1. Minimum Hardware Requirements for NVM programming**

Device pin	Required Connections
VSYS	VSYS voltage must be 3.3V or higher.
	VSYS must have a minimum of 2.2uF capacitance.
VDD1P8	VDD1P8 must have a 2.2uF capacitance
I <sup>2</sup> C pins	Pull-up resistors on I <sup>2</sup> C pins (SDA/SCL) must be supplied by external 3.3V supply.
	I <sup>2</sup> C pins of the PMIC must be driven by an external I <sup>2</sup> C device that can communicate with the PMIC and write to the registers.
EN/PB/VSENSE	EN/PB/VSENSE pin must be connected to VSYS with a pull-up resistor.
AGND	AGND (pin# 15) must be connected to the PCB ground planes through a VIA . Keep the trace from the AGDN pin to the VIA short.
Thermal Pad	The package thermal pad must be connected to the PCB ground plane with a minimum of nine VIAS.



**Figure 2-1. Hardware Setup for NVM programming**

### 3 Typical NVM definition flow


## 1. System Requirements

Identify the system requirements and build a power distribution network (PDN). Voltage/Current, power-up/power-down sequence, low power modes and load transient are typical requirements from processor/SoCs and peripherals.

## 2. Hardware Setup


The TPS65219 can be programmed using the PMIC socketed EVM or a customer prototype board.

- **Socketed EVM:** The PMIC socketed EVM comes with an onboard MSP340 that can communicate with the PMIC through I<sub>2</sub>C to re-program the NVM memory. This hardware also integrates a discrete 3.3V LDO that can supply the I<sub>2</sub>C pull-up resistors while the PMIC rails are OFF.



**Figure 3-1. Socketed EVM**


- **Prototype board:** The user-programmable TPS6521905 NVM comes with the EN/PB/VSENSE pin configured as push-button (FSD disabled) by default. If this pin is pulled up to VSYS as shown in [Figure 2-1](#), then PMIC will stay OFF (Initialize state) after a valid supply is connected to VSYS. This configuration allows to re-program the NVM settings before the power-up sequence is executed. [Figure 3-2](#) shows what customers would need to include in the prototype board to re-program the PMIC NVM. The components required include three test points on GND, SCL, SDA and a 1x3 single row header connector that would allow to select the pull-up supply between the external 3.3V and the PMIC rail that will supply the I<sup>2</sup>C pins in the normal application. The USB2ANY (available at [ti.com](#)) can be used to communicate with the PMIC and re-program the NVM settings.

**Typical NVM definition flow****Figure 3-2. Prototype Example****Note**

See section "Specifications" and "Detailed Design Procedure" on data sheet for information about recommended external components like inductors, output capacitance, etc.

### 3. NVM Programming

Follow the [Section 4](#) section to change the register settings and save values into NVM. The [TPS65219-GUI](#) can be used with the socketed EVM or a prototype board+external USB2ANY. Alternatively, customers can use their preferred I<sub>2</sub>C debugger tool to write to each of the NVM registers without using the TPS65219-GUI. Once the NVM is re-programmed, TI recommends performing a power cycle to confirm register settings were saved into the NVM memory.



**Figure 3-3. TPS65219-GUI**

#### 4. NVM Test and validation

NVM settings must be tested to confirm expected PMIC behavior. The list below shows the minimum recommended test. These tests can be performed in the socketed EVM or prototype board. If the socketed EVM was used to re-program the PMIC, the devices can be soldered down into the customer prototype board to test and validate system level functionality. Alternatively, the PMIC on the soldered down [TPS65219EVM](#) can be replaced to test a custom NVM configuration.

- Measure all output voltages
- Collect scope waveform for power-up sequence (include GPIOs if enabled and nRSTOUT)
- Collect scope waveform for power-down sequence (include GPIOs if enabled and nRSTOUT)
- Test EN/PB/VSENSE pin function and polarity
- Test multi-function pins (VSEL, MODE/STBY, MODE/RESET) configuration and polarity

##### Note

The socketed EVM can be used for re-programming and basic test (For example: measuring output voltages, collecting power-up sequence waveforms, etc) but must not be used to test specific performance parameters like load transient and efficiency because the socket and its layout introduce parasitic that do not represent conditions on real applications.


## 4 Programming Instructions

This section describes the steps required to program the PMIC NVM. The programming process consists of two primarily steps; Changing the register settings and saving the new values into the NVM memory. TI recommends programming the NVM in Initialize state, where VSYS is supplied but all the PMIC outputs and monitors are OFF.

**Figure 4-1** shows the steps to reprogram the device. The first command consists of an I2C OFF request to send the device to Initialize state. This is only needed if the device is not in Initialize state. The second I2C command enables I2C communication for NVM register settings. The same command disables the rails discharge and also enables an internal oscillator. The third step requires updating register settings to match specific application requirements. Once the register settings are updated, the new values are saved into the NVM by writing 0x0A to register address 0x34. The last step "Validation" is optional and consist of an I2C command that compares register settings with NVM content.

### Note

The first I2C command (I2C OFF request) is only needed if the PMIC is not in Initialize state. The user programmable OPN TPS6521905 comes with the EN/PB/VSENSE pin configured as "push-button" with the FSD feature disabled by default. When configured as PB, the device detects an ON-request when the pin is pulled low. If this pin has a pull-up to VSYS, then PMIC will stay in Initialize state after VSYS is supplied.



**Figure 4-1. NVM Programming**

### 4.1 Configuring Enable Settings

The PMIC has an Active and Standby state where rails can be enabled or disabled. The state change can be triggered by the MODE/STBY pin when configured as STBY.

- **Figure 4-2** shows the settings to be changed when using the TPS65219-GUI

- **Table 4-1** show the register fields to be written when NOT using the TPS65219-GUI.

Configuration - NVM fields

READ ALL REGISTERS Note: Changing the value in a dropdown menu will cause an immediate I<sub>C</sub> write to the associated register unless immediate write setting is changed on Register Map page.

PMIC Status		Power Resources		Sequence		Digital Pins Configuration		Mask Settings											
<b>B U C K S</b>	<b>Bucks Switching Mode</b>	<b>Buck1</b>		<b>Buck2</b>		<b>Buck3</b>													
	Switching Mode <input checked="" type="checkbox"/> Quasi-fixed frequency <input type="checkbox"/> Note: Default Switching Mode configuration should not be changed.	Buck1_EN <input type="button" value="Disabled in Active state"/>	BUCK1_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Buck2_EN <input type="button" value="Disabled in Active state"/>	BUCK2_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Buck3_EN <input type="button" value="Disabled in Active state"/>	BUCK3_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Output Voltage 0.600V	UV monitor -5% UV	Bandwidth low bandwidth	Output Voltage 0.600V	UV monitor -5% UV	Bandwidth low bandwidth	Output Voltage 0.600V	UV monitor -5% UV	Bandwidth low bandwidth	Phase Config 0 degrees	Phase Config 0 degrees	
<b>L D O S</b>	<b>LDO1</b>	<b>LDO2</b>		<b>LDO3</b>		<b>LDO4</b>													
	LDO1_EN <input type="button" value="Disabled in Active state"/>	LDO1_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Output Voltage 0.600V	UV monitor -5% UV	LDO2_EN <input type="button" value="Disabled in Active state"/>	LDO2_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Output Voltage 0.600V	UV monitor -5% UV	LDO3_EN <input type="button" value="Disabled in Active state"/>	LDO3_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Output Voltage 1.200V	UV monitor -5% UV	Configuration LDO Mode	Power-Up Ramp Fast ramp	LDO4_EN <input type="button" value="Disabled in Active state"/>	LDO4_STBY_EN <input type="button" value="Disabled in Standby stat"/>	Output Voltage 1.200V	UV monitor -5% UV	Configuration LDO Mod
<b>Reference for LDO1 and LDO2 Configuration</b>																			
LDOx_LSW_CONFIG		LDOx_BYP_CONFIG		Configuration															
0		0		LDO															
0		1		Bypass															
1		X		Load-Switch															

**Figure 4-2. Enable settings using the TPS65219-GUI**
**Table 4-1. NVM registers for enable settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Enable rails in Active state	0x02	6	LDO4_EN	0h = Disabled 1h = Enabled
		5	LDO3_EN	0h = Disabled 1h = Enabled
		4	LDO2_EN	0h = Disabled 1h = Enabled
		3	LDO1_EN	0h = Disabled 1h = Enabled
		2	BUCK3_EN	0h = Disabled 1h = Enabled
		1	BUCK2_EN	0h = Disabled 1h = Enabled
		0	BUCK1_EN	0h = Disabled 1h = Enabled


**Table 4-1. NVM registers for enable settings (continued)**

	Register Address	Bit		Settings
		Bit #	Field Name	
Enable rails in Standby state	0x21	6	LDO4_STBY_EN	0h = Disabled 1h = Enabled
		5	LDO3_STBY_EN	0h = Disabled 1h = Enabled
		4	LDO2_STBY_EN	0h = Disabled 1h = Enabled
		3	LDO1_STBY_EN	0h = Disabled 1h = Enabled
		2	BUCK3_STBY_EN	0h = Disabled 1h = Enabled
		1	BUCK2_STBY_EN	0h = Disabled 1h = Enabled
		0	BUCK1_STBY_EN	0h = Disabled 1h = Enabled

## 4.2 Configuring the Bucks

There are several settings that can be programmed for the Buck converters. These include the output voltages, under voltage (UV) monitoring, bandwidth, among others.

- Figure 4-3 shows the settings to be changed when using the TPS65219-GUI
- Table 4-2, Table 4-3, Table 4-4 and Table 4-5 show the register fields to be written when NOT using the TPS65219-GUI



Reference for LDO1 and LDO2 Configuration		LDO3		LDO4	
LDOx_LSW_CONFIG	LDOx_BYP_CONFIG	Configuration	LDOx_LSW_CONFIG	LDOx_BYP_CONFIG	Configuration
0	0	LDO	0	0	LDO
0	1	Bypass	0	1	Bypass
1	X	Load-Switch	1	X	Load-Switch

**Figure 4-3. Bucks settings using the TPS65219-GUI**

**Table 4-2. NVM registers for Buck1 configuration**

	Register Address	Bit		Settings
		Bit #	Field Name	
Bandwidth	0x0A	7	BUCK1_BW_SEL	0h = low bandwidth 1h = high bandwidth
UV monitoring		6	BUCK1_UV_THR_SEL	0h = -5% UV detection level 1h = -10% UV detection level
Output Voltage		5-0	BUCK1_VSET	see register map on data sheet

**Table 4-3. NVM registers for Buck2 configuration**

	Register Address	Bit		Settings
		Bit #	Field Name	
Bandwidth	0x09	7	BUCK2_BW_SEL	0h = low bandwidth 1h = high bandwidth
UV monitoring		6	BUCK2_UV_THR_SEL	0h = -5% UV detection level 1h = -10% UV detection level
Output Voltage		5-0	BUCK2_VSET	see register map on data sheet

**Table 4-4. NVM registers for Buck3 configuration**

	Register Address	Bit		Settings
		Bit #	Field Name	
Bandwidth	0x08	7	BUCK3_BW_SEL	0h = low bandwidth 1h = high bandwidth
UV monitoring		6	BUCK3_UV_THR_SEL	0h = -5% UV detection level 1h = -10% UV detection level
Output Voltage		5-0	BUCK3_VSET	see register map on data sheet

**Table 4-5. NVM registers for Switching Mode (Only applicable if BUCK\_FF\_ENABLE = 1h)**

	Register Address	Bit		Settings
		Bit #	Field Name	
Spread Spectrum	0x03	5	BUCK_SS_ENABLE	0h = Spread spectrum disabled 1h = Spread spectrum enabled
Switching Mode		4	BUCK_FF_ENABLE	DO NOT CHANGE THIS BIT
Buck2/Buck3 phase config		3-2	BUCK3_PHASE_CONFIG	0h = 0 degrees 1h = 90 degrees 2h = 180 degrees 3h = 270 degrees
		1-0	BUCK2_PHASE_CONFIG	0h = 0 degrees 1h = 90 degrees 2h = 180 degrees 3h = 270 degrees

### 4.3 Configuring LDOs

There are several settings that can be programmed for the LDO regulators. These include the output voltages, under voltage (UV) monitoring, among others.

- Figure 4-4 shows the settings to be changed when using the TPS65219-GUI
- Table 4-6, Table 4-7, Table 4-8 and Table 4-9 show the register fields to be written when NOT using the TPS65219-GUI.

**Programming Instructions**

Configuration - NVM fields

READ ALL REGISTERS Note: Changing the value in a dropdown menu will cause an immediate I<sub>C</sub> write to the associated register unless immediate write setting is changed on Register Map page.

PMIC Status		Power Resources		Sequence	Digital Pins Configuration		Mask Settings	
<b>B U C K S</b>	<b>Bucks Switching Mode</b>		<b>Buck1</b>		<b>Buck2</b>		<b>Buck3</b>	
	Switching Mode	Quasi-fixed frequency	Buck1_EN	Disabled in Active state	Buck2_EN	Disabled in Active state	Buck3_EN	Disabled in Active state
Note: Default Switching Mode configuration should not be changed.		BUCK1_STBY_EN	Disabled in Standby stat	BUCK2_STBY_EN	Disabled in Standby stat	BUCK3_STBY_EN	Disabled in Standby stat	
Spread Spectrum Disabled		Output Voltage	0.600V	Output Voltage	0.600V	Output Voltage	0.600V	
Note: Spread Spectrum setting has no effect when Bucks configured for quasi-fixed frequency		UV monitor	-5% UV	UV monitor	-5% UV	UV monitor	-5% UV	
		Bandwidth	low bandwidth	Bandwidth	low bandwidth	Bandwidth	low bandwidth	
				Phase Config	0 degrees	Phase Config	0 degrees	
<b>L D O S</b>	<b>LDO1</b>		<b>LDO2</b>		<b>LDO3</b>		<b>LDO4</b>	
	LDO1_EN	Disabled in Active state	LDO2_EN	Disabled in Active state	LDO3_EN	Disabled in Active state	LDO4_EN	Disabled in Active state
LDO1_STBY_EN		Disabled in Standby stat	LDO2_STBY_EN	Disabled in Standby stat	LDO3_STBY_EN	Disabled in Standby stat	LDO4_STBY_EN	Disabled in Standby stat
Output Voltage		0.600V	Output Voltage	0.600V	Output Voltage	1.200V	Output Voltage	1.200V
UV monitor		-5% UV	UV monitor	-5% UV	UV monitor	-5% UV	UV monitor	-5% UV
LDO1_LSW_CONFIG		0 - LDO1 NOT configured as Load-Switch	LDO2_LSW_CONFIG	0 - LDO2 NOT configured as Load-Switch	Configuration	LDO Mode	Configuration	LDO Mode
LDO1_BYP_CONFIG		0 - LDO1 configured as LDO	LDO2_BYP_CONFIG	0 - LDO2 configured as LDO	Power-Up Ramp		Fast ramp	Fast ramp
<b>Reference for LDO1 and LDO2 Configuration</b>								
LDOx_LSW_CONFIG		LDOx_BYP_CONFIG	Configuration					
0		0	LDO					
0		1	Bypass					
1		X	Load-Switch					

**Figure 4-4. LDOs settings using the TPS65219-GUI****Table 4-6. NVM registers for LDO1 settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Output Voltage	0x07	5-0	LDO1_VSET	see register map on data sheet
		7	LDO1_LSW_CONFIG	0h = LDO1 NOT configured as load-switch 1h = LDO1 configured as Load-switch
		6	LDO1_BYP_CONFIG	0h = LDO1 configured as LDO 1h = LDO1 configured as Bypass (only applicable if LDO1_LSW_CONFIG 0x0)
UV monitoring	0x1E	3	LDO1_UV_THR	0h = -5% UV 1h = -10% UV

**Table 4-7. NVM registers for LDO2 settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Output Voltage	0x06	7	LDO2_VSET	see register map on data sheet
		6	LDO2_LSW_CONFIG	0h = LDO1 NOT configured as load-switch 1h = LDO1 configured as Load-switch
		5-0	LDO2_BYP_CONFIG	0h = LDO1 configured as LDO 1h = LDO1 configured as Bypass (only applicable if LDO1_LSW_CONFIG 0x0)
UV Monitoring	0x1E	4	LDO2_UV_THR	0h = -5% UV 1h = -10% UV

**Table 4-8. NVM registers for LDO3 settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Output Voltage	0x05	5-0	LDO3_VSET	see register map on data sheet
		6	LDO3_LSW_CONFIG	0h = LDO Mode 1h = LSW Mode
		7	LDO3_SLOW_PU_RAMP	0h = Fast ramp for power-up 1h = Slow ramp for power-up

**Table 4-8. NVM registers for LDO3 settings (continued)**

	Register Address	Bit		Settings
		Bit #	Field Name	
UV Monitoring	0x1E	5	LDO3_UV_THR	0h = -5% UV 1h = -10% UV


**Table 4-9. NVM registers for LDO4 settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Output Voltage	0x04	5-0	LDO4_VSET	see register map on data sheet
Configuration		6	LDO4_LSW_CONFIG	
Ramp		7	LDO4_SLOW_PU_RAMP	
UV Monitoring	0x1E	6	LDO4_UV_THR	0h = -5% UV 1h = -10% UV

#### 4.4 Configuring GPIOs

GPIOs can be used to enable external discretes. GPIO can also be used for multi-PMIC configuration to sync the power-up and power-down sequence between two TPS65219 devices.

- Figure 4-5 shows the settings to be changed when using the TPS65219-GUI
- Table 4-10, Table 4-11 show the register fields to be written when NOT using the TPS65219-GUI.



The screenshot shows the TPS65219-GUI interface for configuring Digital Pins. The main tabs include PMIC Status, Power Resources, Sequence, and Digital Pins Configuration (selected). The Digital Pins Configuration tab is divided into several sections:

- EN / PB / VSENSE (pin# 25):** Includes Pin Configuration (Enable), Deglitch (Short Deglitch), and FSD (Disable).
- Deglitch Reference:** A table showing deglitch times for various configurations:
 

Pin Configuration	Short_deglitch(TYP)	Long_deglitch(TYP)
Enable	120us	50ms
VSENSE	120us	50ms
Push-Button	200ms	600ms
- MULTI:** Includes VSEL\_SD / VSEL\_DDR (pin# 12) settings (Pin Configuration: DDR, Rail Selection: LDO1, VSEL\_SD\_POLARITY: 0) and MODE / RESET (pin#28) settings (Pin Configuration: MODE, Reset Selection: Cold Reset, MODE\_RESET\_POLARITY: 0).
- MODE / STBY (pin# 31):** Includes Pin Configuration (MODE), MODE\_STBY\_POLARITY (0), and notes about pin polarity and BUCK MODE Control via I2C (Auto PFM).
- GPIOS:** Includes GPIO (pin# 16) settings (GPIO Config: Single-device config, Active State: Disabled, Standby State: Disabled) and GPO1 (pin# 8) and GPO2 (pin# 17) settings (Active and Standby States for both).

**Figure 4-5. GPIOs Configuration**

**Table 4-10. NVM registers for GPIO settings**

	Register Address	Bit		Settings
		Bit #	Field Name	
Enable settings in Active state	0x1E	2	GPIO_EN	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.
		1	GPO2_EN	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.
		0	GPO1_EN	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.
Enable settings in Standby state	0x22	2	GPIO_STBY_E_N	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.
		1	GPO2_STBY_E_N	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.
		0	GPO1_STBY_E_N	0h = Disabled. The output state is low. 1h = Enabled. The output state is Hi-Z.

**Table 4-11. NVM register for multi-PMIC Configuration**

	Register Address	Bit		Settings
		Bit #	Field Name	
GPO2 configuration	0x1F	3	MULTI_DEVICE_ENABLE	0h = Single-device configuration 1h = Multi-device configuration

## 4.5 Configuring Sequence

The process to configure the PMIC sequence consist of the following two steps:

- Power-up/Power-down slot assignment: The slot assignment defines the order in which rails will be turned ON or OFF. Each of the PMIC rails must have a slot assigned. There are 16 slots available (0-15). Multiple rails (including GPIOs) can be assigned to the same slot so they be enabled at the same time.
- Power-up/Power-down slot duration: The slot duration is the timing between the start of one slot to the start of the next slot. For example, if Buck1 is assigned to slot0 with a 3ms duration and Buck2 is assigned to slot 1, then Buck2 will be turned ON 3ms after Buck1.

### Note

The slot duration does not dictate how long it takes for the rails to ramp. The slot duration only specifies how long the PMIC waits before enabling (or disabling) the rails that were assigned to the next slot.

- Figure 4-6 shows the settings to be changed when using the TPS65219-GUI
- Table 4-12, Table 4-13, Table 4-14 and Table 4-15 show the register fields to be written when NOT using the TPS65219-GUI.

Configuration - NVM fields

READ ALL REGISTERS Note: Changing the value in a dropdown menu will cause an immediate I2C write to the associated register unless immediate write setting is changed on Register Map page.

PMIC Status	Power Resources	Sequence	Digital Pins Configuration
<b>Power-Up Sequence</b>			
<b>Slot# Assignment</b>	<b>Slot Duration</b>	<b>Slot# Assignment</b>	<b>Slot Duration</b>
Buck1 Buck2 Buck3 LDO1 LDO2 LDO3 LDO4 GPIO GPO1 GPO2 nRSTOUT	slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0	Slot_0 Slot_1 Slot_2 Slot_3 Slot_4 Slot_5 Slot_6 Slot_7 Slot_8 Slot_9 Slot_10 Slot_11 Slot_12 Slot_13 Slot_14 Slot_15	0 ms 0 ms
<b>Power-Down Sequence</b>			
<b>Slot# Assignment</b>	<b>Slot Duration</b>	<b>Slot# Assignment</b>	<b>Slot Duration</b>
Buck1 Buck2 Buck3 LDO1 LDO2 LDO3 LDO4 GPIO GPO1 GPO2 nRSTOUT	slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0 slot_0	Slot_0 Slot_1 Slot_2 Slot_3 Slot_4 Slot_5 Slot_6 Slot_7 Slot_8 Slot_9 Slot_10 Slot_11 Slot_12 Slot_13 Slot_14 Slot_15	0 ms 0 ms

**Figure 4-6. Sequence Configuration**
**Table 4-12. Power-Up Sequence - Slot Assignments**

	<b>Register Address</b>	<b>Bit</b>		<b>Settings</b>
		<b>Bit#</b>	<b>Field Name</b>	
Power-up Sequence Slot Assignment	0x11	7-4	BUCK1_SEQUENCE_ON_SLOT	see register map on data sheet
	0x10	7-4	BUCK2_SEQUENCE_ON_SLOT	see register map on data sheet
	0xF	7-4	BUCK3_SEQUENCE_ON_SLOT	see register map on data sheet
	0xE	7-4	LDO1_SEQUENCE_ON_SLOT	see register map on data sheet
	0xD	7-4	LDO2_SEQUENCE_ON_SLOT	see register map on data sheet
	0xC	7-4	LDO3_SEQUENCE_ON_SLOT	see register map on data sheet
	0xB	7-4	LDO4_SEQUENCE_ON_SLOT	see register map on data sheet
	0x15	7-4	GPO1_SEQUENCE_ON_SLOT	see register map on data sheet
	0x14	7-4	GPO2_SEQUENCE_ON_SLOT	see register map on data sheet
	0x13	7-4	GPIO_SEQUENCE_ON_SLOT	see register map on data sheet

**Table 4-13. Power-UP Sequence - Slot Duration**

	Register Address	Bit		Settings
		Bit#	Field Name	
Power-up Sequence Slot Duration	0x16	7-6	POWER_UP_SLOT_0_DURATION	see register map on data sheet
		5-4	POWER_UP_SLOT_1_DURATION	see register map on data sheet
		3-2	POWER_UP_SLOT_2_DURATION	see register map on data sheet
		1-0	POWER_UP_SLOT_3_DURATION	see register map on data sheet
	0x17	7-6	POWER_UP_SLOT_4_DURATION	see register map on data sheet
		5-4	POWER_UP_SLOT_5_DURATION	see register map on data sheet
		3-2	POWER_UP_SLOT_6_DURATION	see register map on data sheet
		1-0	POWER_UP_SLOT_7_DURATION	see register map on data sheet
	0x18	7-6	POWER_UP_SLOT_8_DURATION	see register map on data sheet
		5-4	POWER_UP_SLOT_9_DURATION	see register map on data sheet
		3-2	POWER_UP_SLOT_10_DURATION	see register map on data sheet
		1-0	POWER_UP_SLOT_11_DURATION	see register map on data sheet
	0x19	7-6	POWER_UP_SLOT_12_DURATION	see register map on data sheet
		5-4	POWER_UP_SLOT_13_DURATION	see register map on data sheet
		3-2	POWER_UP_SLOT_14_DURATION	see register map on data sheet
		1-0	POWER_UP_SLOT_15_DURATION	see register map on data sheet

**Table 4-14. Power-Down Sequence - Slot Assignments**

	Register Address	Bit		Settings
		Bit#	Field Name	
Power-down Sequence Slot Assignment	0x11	7-4	BUCK1_SEQUENCE_OFF_SLOT	see register map on data sheet
	0x10	7-4	BUCK2_SEQUENCE_OFF_SLOT	see register map on data sheet
	0xF	7-4	BUCK3_SEQUENCE_OFF_SLOT	see register map on data sheet
	0xE	7-4	LDO1_SEQUENCE_OFF_SLOT	see register map on data sheet
	0xD	7-4	LDO2_SEQUENCE_OFF_SLOT	see register map on data sheet
	0xC	7-4	LDO3_SEQUENCE_OFF_SLOT	see register map on data sheet
	0xB	7-4	LDO4_SEQUENCE_OFF_SLOT	see register map on data sheet
	0x15	7-4	GPO1_SEQUENCE_OFF_SLOT	see register map on data sheet
	0x14	7-4	GPO2_SEQUENCE_OFF_SLOT	see register map on data sheet
	0x13	7-4	GPIO_SEQUENCE_OFF_SLOT	see register map on data sheet
	0x12	7-4	nRST_SEQUENCE_OFF_SLOT	see register map on data sheet

**Table 4-15. Power-down Sequence - Slot Duration**

	Register Address	Bit		Settings
		Bit#	Field Name	
Power-down Sequence Slot Duration	0x1A	7-6	POWER_DOWN_SLOT_0_DURATION	see register map on data sheet
		5-4	POWER_DOWN_SLOT_1_DURATION	see register map on data sheet
		3-2	POWER_DOWN_SLOT_2_DURATION	see register map on data sheet
		1-0	POWER_DOWN_SLOT_3_DURATION	see register map on data sheet
	0x1B	7-6	POWER_DOWN_SLOT_4_DURATION	see register map on data sheet
		5-4	POWER_DOWN_SLOT_5_DURATION	see register map on data sheet
		3-2	POWER_DOWN_SLOT_6_DURATION	see register map on data sheet
		1-0	POWER_DOWN_SLOT_7_DURATION	see register map on data sheet
	0x1C	7-6	POWER_DOWN_SLOT_8_DURATION	see register map on data sheet
		5-4	POWER_DOWN_SLOT_9_DURATION	see register map on data sheet
		3-2	POWER_DOWN_SLOT_10_DURATION	see register map on data sheet
		1-0	POWER_DOWN_SLOT_11_DURATION	see register map on data sheet
	0x1D	7-6	POWER_DOWN_SLOT_12_DURATION	see register map on data sheet
		5-4	POWER_DOWN_SLOT_13_DURATION	see register map on data sheet
		3-2	POWER_DOWN_SLOT_14_DURATION	see register map on data sheet
		1-0	POWER_DOWN_SLOT_15_DURATION	see register map on data sheet

#### 4.6 Configuring Multi-Funtion pins

The TPS65219 PMIC has three configurable multi function pins. MODE/STBY and MODE/RESET that can be configured as MODE to select the switching, as STBY to trigger a transition to Standby state or as RESET to trigger a cold or warm reset. The VSEL\_SD/VSEL\_DDR pin can be configured to set the output voltage on LDO1 or LDO2 (selectable) or to set the output voltage on Buck3. Refer to the data sheet for information on pin polarity.

---

##### Note

If VSEL\_SD/VSEL\_DDR is not used to set the output voltage on LDO1 (or LDO2), then it must be configured as DDR and pulled to GND with a pull-down resistor in the schematic. Additionally, VSEL\_SD\_I2C\_CTRL must be programmed to 1h.

---

- [Figure 4-7](#) shows the settings to be changed when using the TPS65219-GUI
- [Figure 4-7](#) show the register fields to be written when NOT using the TPS65219-GUI.

**Programming Instructions**

Configuration - NVM fields

READ ALL REGISTERS Note: Changing the value in a dropdown menu will cause an immediate I2C write to the associated register unless immediate write setting is changed on Register Map page.

PMIC Status		Power Resources		Sequence	Digital Pins Configuration															
EN / PB / VSENSE (pin# 25)	<table border="1"> <thead> <tr> <th colspan="3">Deglitch Reference</th> </tr> <tr> <th>Pin Configuration</th> <th>Short_deglitch(TYP)</th> <th>Long_deglitch(TYP)</th> </tr> </thead> <tbody> <tr> <td>Enable</td> <td>120us</td> <td>50ms</td> </tr> <tr> <td>VSENSE</td> <td>120us</td> <td>50ms</td> </tr> <tr> <td>Push-Button</td> <td>200ms</td> <td>600ms</td> </tr> </tbody> </table>					Deglitch Reference			Pin Configuration	Short_deglitch(TYP)	Long_deglitch(TYP)	Enable	120us	50ms	VSENSE	120us	50ms	Push-Button	200ms	600ms
	Deglitch Reference																			
	Pin Configuration	Short_deglitch(TYP)	Long_deglitch(TYP)																	
	Enable	120us	50ms																	
VSENSE	120us	50ms																		
Push-Button	200ms	600ms																		
VSEL_SD / VSEL_DDR (pin# 12)	<table border="1"> <thead> <tr> <th colspan="2">Pin Configuration</th> </tr> <tr> <td>Rail Selection</td> <td>DDR</td> </tr> </thead> <tbody> <tr> <td>VSEL_SD_POLARITY</td> <td>0</td> </tr> </tbody> </table> <p>Note: See Table "VSEL_SD/VSEL_DDR configuration options" in the data sheet for more information about pin polarity</p> <p>VSEL_SD Control via I2C: 1.8V</p> <p>Note: VSEL_SD Control has no effect if pin 12 configured as SD</p>		Pin Configuration		Rail Selection	DDR	VSEL_SD_POLARITY	0	<table border="1"> <thead> <tr> <th colspan="2">MODE / RESET (pin#28)</th> </tr> <tr> <th>Pin Configuration</th> <th>MODE</th> </tr> </thead> <tbody> <tr> <td>Reset Selection</td> <td>Cold Reset</td> </tr> <tr> <td>MODE_RESET_POLARITY</td> <td>0</td> </tr> </tbody> </table> <p>Note: See Table "MODE, STBY and RESET configuration" in the data sheet for more information about pin polarity</p>		MODE / RESET (pin#28)		Pin Configuration	MODE	Reset Selection	Cold Reset	MODE_RESET_POLARITY	0	MODE / STBY (pin# 31)	
	Pin Configuration																			
	Rail Selection	DDR																		
	VSEL_SD_POLARITY	0																		
MODE / RESET (pin#28)																				
Pin Configuration	MODE																			
Reset Selection	Cold Reset																			
MODE_RESET_POLARITY	0																			
GPIO (pin# 16)	<table border="1"> <thead> <tr> <th colspan="2">Pin Configuration</th> </tr> <tr> <td>GPO1 Active State</td> <td>Disabled</td> </tr> </thead> <tbody> <tr> <td>GPO1 Standby State</td> <td>Disabled</td> </tr> </tbody> </table>		Pin Configuration		GPO1 Active State	Disabled	GPO1 Standby State	Disabled	<table border="1"> <thead> <tr> <th colspan="2">GPO2 (pin# 17)</th> </tr> <tr> <td>GPO2 Active State</td> <td>Disabled</td> </tr> </thead> <tbody> <tr> <td>GPO2 Standby State</td> <td>Disabled</td> </tr> </tbody> </table>		GPO2 (pin# 17)		GPO2 Active State	Disabled	GPO2 Standby State	Disabled	BUCK MODE Control via I2C: Auto PFM			
	Pin Configuration																			
	GPO1 Active State	Disabled																		
	GPO1 Standby State	Disabled																		
GPO2 (pin# 17)																				
GPO2 Active State	Disabled																			
GPO2 Standby State	Disabled																			

**Figure 4-7. Multi-Function Configuration using the TPS65219-GUI****Table 4-16. NVM registers for VSEL\_SD / VSEL\_DDR**

	Register Address	Bit		Settings
		Bit #	Field Name	
Pin Function	0x1F	0	VSEL_DDR_SD	0h = VSEL pin configured as DDR to set the voltage on Buck3 1h = VSEL pin configured as SD to set the voltage on the VSEL_RAIL
VSEL rail selection		2	VSEL_RAIL	0h = LDO1 1h = LDO2
Pin polarity		1	VSEL_SD_POLARITY	0h = • LOW: 1.8V • HIGH: LDOx_VOUT register  1h = • HIGH: 1.8V • LOW: LDOx_VOUT register

**Table 4-17. NVM registers for MODE / STBY**

	Register Address	Bit		Settings
		Bit #	Field Name	
Pin Function	0x20	1-0	MODE_STBY_CONFIG	0h = MODE 1h = STBY 2h = MODE and STBY 3h = MODE
Pin Polarity	0x1F	4	MODE_STBY_POLARITY	see register map on data sheet

**Table 4-18. NVM registers for MODE / RESET**

	Register Address	Bit		Settings
		Bit #	Field Name	
Pin Function	0x20	2	MODE_RESET_CONFIG	0h = MODE 1h = RESET
RESET config		6	WARM_COLD_RESET_CONFIG	0h = COLD RESET 1h = WARM RESET
Pin Polarity	0x1F	5	MODE_RESET_POLARITY	see register map on data sheet

**DRAFT ONLY**  
 TI Confidential - NDA Restrictions

## 4.7 Configuring the EN/PB/VSENSE pin

The enable pin of the PMIC can be configured as Enable, Push-Button, or VSENSE. In addition to the function, the deglitch can be configured as well. This pin also has the option for first supply detection (FSD) to ignore the state of the EN/PB/VSENSE pin during the first power-up.

- Figure 4-8 shows the settings to be changed when using the TPS65219-GUI.
- Table 4-19 show the register fields to be written when NOT using the TPS65219-GUI.




Figure 4-8. EN/PB/VSENSE configuration using the TPS65219-GUI

Table 4-19. NVM registers for EN / PB / VSENSE

	Register Address	Bit		Settings
		Bit #	Field Name	
First Supply Detection	0x20	7	PU_ON_FSD	0h = FSD Disabled 1h = FSD Enabled
Pin Configuration		5-4	EN_PB_VSENSE_CONFIG	0h = Enable 1h = Push Button 2h = VSENSE 3h = Enable
Deglitch		3	EN_PB_VSENSE_DEGL	see register map on data sheet


## 4.8 NVM re-programming

Once the register settings are updated, the new values can be saved into the NVM by writing 0x0A to register address 0x34.

### Note

TI recommends exporting the selected register settings into a CSV and JSON file using the TPS65219-GUI. Figure 4-10 shows how to export the NVM settings. The file format must be selected on "Register File Format" before using the "Save Registers As"


- [Figure 4-9](#) shows the button to save the register settings into the NVM.
- [Table 4-20](#) shows the register field to be written when NOT using the TPS65219-GUI.



**Figure 4-9. NVM re-programming using TPS65219-GUI**

**Table 4-20. I2C write to save register settings into NVM**

Register Address	Bit		Data
	Bit#	Field Name	
0x34	3-0	USER_NVM_CMD	0x0A



**Figure 4-10. Export NVM settings using TPS65219-GUI**

## A Non-NVM Registers

The PMIC register map contains NVM and non-NVM bits. Registers address 0x00 to 0x27 contains the NVM bits which are the ones backed up by EEPROM. These registers settings can be changed by I2C and default values can be re-programmed as described in the programming guide. The reset value for each of the NVM bits is marked as "X" in the data sheet register map as those can be re-programmed and are unique for each orderable part number.

Non-NVM bits are located in register address 0x28 to 0x41. These registers settings can be changed by I2C but the default values cannot be re-program. Register settings for non-NVM bits go back to their default values after a power cycle and everytime the PMIC enters Initialize state. The default value for non-NVM bits can be found in the data sheet register map, under "Reset" column.

DRAFT  
TI Confidential - NDA Restrictions  
ONLY

## B References

1. Texas Instruments, TPS6521905 data sheet
2. Texas Instruments, TPS65219EVM user's guide
3. Texas Instruments, TPS65219EVM-SKT user's guide

DRAFT ONLY  
TI Confidential - NDA Restrictions

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated

DRAFT  
TI Confidential - NDA Restrictions Only