
## DATA BOOK PACKAGE OUTLINE

LEADFRAME EXAMPLE 4212697

DRAFTER:	T. LEQUANG	DATE:	02/10/2017		DIMENSIO	NS IN MILLIN	METERS
DESIGNER:		DATE:			TEXAS INSTRUMENTS		E IDENTITY IUMBER
CHECKER:	K. SINCERBOX	DATE:	11/09/2017		SEMICONDUCTOR OPERATIONS	(	)1295
ENGINEER:	B. TAN	DATE:	11/09/2017		ePOD, KTT0003B / TO-	263.	
APPROVED:	E. REY & D. CHIN	DATE:	11/09/2017		3 PIN, 2.54 MM PITC	•	
RELEASED:	WDM	DATE:	11/09/2017		,		
TEMPLATE IN	FO: EDGE# 4218519	DATE:	04/07/2016	NTS A	4215105	A	PAGE 1 OF 5



TO-263



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

- Features may not exist and shape may vary per different assembly sites.
   Reference JEDEC registration TO-263, except minimum lead thickness and minimum exposed pad length.



TO-263




NOTES: (continued)



<sup>5.</sup> This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

TO-263



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  8. Board assembly site may have different recommendations for stencil design.



REVISIONS											
REV	DESCRIPT			ECR	DATE	ENGINEER / DR					
Α	RELEASE NEW DRAWING			2165743	11/09/2017	B. TAN / T. LEC	QUANG				
		SCALE	SIZE				DEV/	PAGE			
		SCALE	A		421510	)5	A	5 of 5			
I			1 ' ' 1				- I				