
BQ25895 TYPICAL SCHEMATIC



BQ25895 SCHMATIC CHECKLIST								
PIN NAME		REQUIREMENT	COMPONENT	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
D+/D-	2-3	Optional Optional					USB data line pair Positive line of the USB data line pair. Negative line of the USB data line pair.	D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter. 2. If D+/D- based input current limit detection is not used, short D+/D- pins together or leave both pins open.
STAT	4	Optional	STAT resistor		2.2 kΩ	10 kΩ	Open drain charge status output Connect to the pull up rail via 2.2- $k\Omega$ to $10-k\Omega$ resistor.	If not used, leave it float. 2. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz. The STAT pin function can be disabled when STAT DIS bit is set.
SCL/SDA	5-6	Optional Optional	SCL resistor SDA resistor		10 kΩ 10 kΩ		I2C Interface clock and data Connect SCL to the logic rail through a 10-kΩ resiste Connect SDA to the logic rail through a 10-kΩ resist	If I2C communication is not used, leave it float.
INT	7	Optional	INT resistor		10 kΩ		Open-drain Interrupt Output Connect the INT to a logic rail via 10 -k Ω resistor.	I. If not used, leave it float. 2. The INT pin sends active low, 256-µs pulse to host to report charger device status and fault.
отс	8	Optional					Boost mode enable pin.	I. If OTG boost mode is not used, short it to ground. 2. The boost mode is activated when OTG_CONFIG =1, OTG pin is high, and no input source is detected at VBUS
/CE	9	Required					Active low Charge Enable pin.	. /CE pin must be pulled High or Low. 2. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low.
ILIM	10	Optional	ILIM resistor		*Ω		Input current limit Input. A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = KILIM(390 max)/RILIM.	1. The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IIINLIM register bits. Input current limit of less than 500 mA is not support on ILIM pin. 2. If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V. 3. If ILIM pin is short, the input current limit is set by the register. 4. The ILIM pin function can be disabled when EN_ILIM bit is 0.
TS	11	Required	TS resistors and thermistor				Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Recommend 103AT-2 thermistor.	1. If thermistor is not used, set TS pin voltage within normal range. 2. If thermistor is used, program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range.
/QON	12	Optional			Switch		BATFET enable/reset control input.	If not used, leave it float. The pin contains an internal pull-up to maintain default high logic.
DSEL	24	Optional	DSEL resistor		10 kΩ		Open-drain D+/D- multiplexer selection output. Connect DSEL to a logic rail via a 10 - $k\Omega$ resistor.	In If not used, leave it float. 2. The pin is normally float and pull-up by external resistor.
VBUS	1	Required	VBUS caps	1uF			Input source to the charger	 Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. 2. It is recommended to have a total of ~10uF capacitance at VBUS & PMID for USB input compliance.
PMID	23	Required	PMID caps	8.2uF			Actual input source to the charger and Boost mode output	The minimum capacitance required on PMID to PGND is 40 μ F for up-to 2.4A output and 60 μ F for up-to 3.1A output
VBAT	13-14	Required	VBAT caps	10uF	10uF		Positive battery connection point	1. Connect a 10 µF closely to the BAT pin. 2. Charger may operate normally when battery is not connected.
VSYS	15-16	Required	VSYS caps	20uF	20uF	40uF	System connection point.	Connect a 20 µF closely to the SYS pin. The preferred ceramic capacitor is 6V or higher rating, X7R or XSR.
sw	19-20	Required	Output inductor	1uH		2.2uH	Switching node connecting to output inductor.	The charger device has internal loop compensator. To get good loop stability, 1-µH and minimum of 20-µF output capacitor is recommended.
		Optional Optional	SW Resistor SW Cap		*Ω *F		Switching converter snubber circuit	Snubber circuit values empirically determined if required. Recommend unpopulated footprint on new designs.
BTST	21	Required	BTST-SW cap	0.047uF	0.047uF	0.047uF		Connect the 0.047µF bootstrap capacitor from SW to BTST.
		Optional Optional	BTST resistor SW-PMID diode		* Ω		Bootstrap capacitor snubbing resistor SW to PMID diode	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput.
REGN	22	Required	REGN cap	4.7uF	4.7uF	4.7uF	PWM low side driver positive supply output.	Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
PGND	17-18						Power ground connection for high-current power converter node.	
PowerPAD		Required Required						On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin. Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.
					1	1	1	pana ground professor right current power connecter.