



# BQ25895 TYPICAL SCHEMATIC



## BQ25895 SCHMATIC CHECKLIST

PIN NAME	REQUIREMENT	COMPONENT	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
D+/D-	2-3	Optional				USB data line pair.	1. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter.
		Optional				Negative line of the USB data line pair.	2. If D+/D- based input current limit detection is not used, short D+/D- pins together or leave both pins open.
STAT	4	Optional				Open drain charge status output	1. If not used, leave it float. 2. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz. The STAT pin function can be disabled when STAT_DIS bit is set.
		STAT resistor		2.2 kΩ	10 kΩ	Connect to the pull up rail via 2.2-kΩ to 10-kΩ resistor.	
SCL/SDA	5-6	Optional				I2C Interface clock and data	1. If I2C communication is not used, leave it float.
		SCL resistor		10 kΩ		Connect SCL to the logic rail through a 10-kΩ resistor.	2. If I2C communication is not used, leave it float.
INT	7	Optional				Open-drain Interrupt Output	1. If not used, leave it float. 2. The INT pin sends active low, 256-µs pulse to host to report charger device status and fault.
		INT resistor		10 kΩ		Connect the INT to a logic rail via 10-kΩ resistor.	
OTG	8	Optional				Boost mode enable pin.	1. If OTG boost mode is not used, short it to ground. 2. The boost mode is activated when OTG_CONFIG = 1, OTG pin is high, and no input source is detected at VBUS
/CE	9	Required				Active low Charge Enable pin.	1. /CE pin must be pulled High or Low. 2. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low.
ILIM	10	Optional				Input current limit Input.	1. The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IILIM register bits. Input current limit of less than 500 mA is not support on ILIM pin. 2. If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V. 3. If ILIM pin is short, the input current limit is set by the register. 4. The ILIM pin function can be disabled when EN_ILIM bit is 0.
TS	11	Required				Temperature qualification voltage input.	1. If thermistor is not used, set TS pin voltage within normal range. 2. If thermistor is used, program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range.
/QON	12	Optional				BATFET enable/reset control input.	1. If not used, leave it float. The pin contains an internal pull-up to maintain default high logic.
DSEL	24	Optional				Open-drain D+/D- multiplexer selection output.	1. If not used, leave it float. 2. The pin is normally float and pull-up by external resistor.
VBUS	1	Required				Input source to the charger	1. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. 2. It is recommended to have a total of ~10µF capacitance at VBUS & PMID for USB input compliance.
PMID	23	Required				Actual input source to the charger and Boost mode output	The minimum capacitance required on PMID to PGND is 40 µF for up-to 2.4A output and 60 µF for up-to 3.1A output
VBAT	13-14	Required				Positive battery connection point	1. Connect a 10 µF closely to the BAT pin. 2. Charger may operate normally when battery is not connected.
VSYS	15-16	Required				System connection point.	Connect a 20 µF closely to the SYS pin. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.
SW	19-20	Required				Switching node connecting to output inductor.	The charger device has internal loop compensator. To get good loop stability, 1-µH and minimum of 20-µF output capacitor is recommended.
BTST	21	Optional				SW Resistor	Snubber circuit values empirically determined if required. Recommend unpopulated footprint on new designs.
		Optional				SW Cap	
REGN	22	Required				PWM high side driver positive supply.	Connect the 0.047µF bootstrap capacitor from SW to BTST.
		Optional				BTST-SW cap	Help with EMI performance. Recommend unpopulated footprint on new designs.
PGND	17-18	Required				Power ground connection for high-current power converter node.	On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
		Optional				BTST resistor	Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode output.
PowerPAD		Required				SW-PMID diode	Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.