










Precision Resistor Requirement for RCOMP




Interface	Pin name	Value (Ohm)
CSI1.1	MCSI_DPHY1.1_RCOMP	150 +/-1%
CSI 1.2 (DPHY/CPHY)	MCSI_DPHY1.2_RCOMP	150 +/-1%
USB2 and 3.3V mode of dual voltage GPIO	USB2_RCOMP	113 +/-1%
PCIe Refclk	PCIe_REF_CLK_RCOMP	60.4 +/-1%
modPHY (PCIe, USB3, SATA)	PCIe2_USB3_SATA3_RCOMP_P/N	402 +/-1%
MDSI	MDSI_RCOMP	150 +/-1%
EMMC, Legacy and GPIO signals including 1.8V mode of SD Card, PMU, LPC, SHBUS.	EMMC_RCOMP GPIO_RCOMP PMU_RCOMP	200 +/-1%
eDP, DDI	EDP_RCOMP_P/N	402 +/-1%
Memory	MEM_CH0_RCOMP/ MEM_CH1_RCOMP	105 +/-1%

NOTE: USB_SSIC_RCOMP is not required to be connected, as the USB SSIC interface is not supported.

<Variant Name>

SOC_EDP/DDI

Size	Project Name	Engineer:	Rev.
B	RSY1	Andrew	1.0
Date:	Thursday, May 03, 2018	Sheet	6 of 40









USB2_OTG_ID needs to be connected to GND

USB2_VBUS_SNS needs to be pull up to V1PB_A with external 8-10kohm resistor (P.147 of PDG0.9)



6	SATA 3.0 P0	
7	SATA 3.0 P1	USB 3.0 P5
8	PCIe P0	
9	PCIe P1	
10	PCIe P2	
11	USB 3.0 P4	PCIe P3
12	USB 3.0 P3	PCIe P4
13	USB 3.0 P2	PCIe P5
14	USB 3.0 P1	
15	USB 3.0 P0	

Size	Project Name	Engineer:	Rev.
C	RSY1	Andrew	1.0
Date:	Thursday, May 03, 2018	Sheet	7 of 40



SOC LPC/SPI/SMB/SDCARD			
Size	Project Name	Engineer	Rev.
Customer	RSY1	Andrew	1.0
Date	Thursday, May 03, 2018	Sheet	8 of 40



H=4mm



Size	Project Name	Engineer:	Rev.
Custom	RSY1	Andrew	1.0
Date:	Thursday, May 03, 2018	Sheet	14 of 40


STANDARD-TYPE DDR3 S0-DIMM_B1

H=8mm



PLACE TWO 3.65K RESISTORS CLOSE TO DIMM


PLACE TWO 3.65K RESISTORS CLOSE TO DIMM




<Variant Name>


DDR3L_CONB

Size	Project Name	Engineer:	Rev.
Customer	RSY1	Andrew	1.0
Date:	Thursday, May 03, 2018	Sheet	15 of 40







+VNN / 5A



+VCGI_SVID / 21A



+VDDQ / 7A



<Variant Name>

PWR_PMC/VNN/VDDQ/VCGI			
Size	Project Name	Engineer:	Rev.
Custom	RSY1	Andrew	1.0
Date:	Thursday, May 03, 2018	Sheet	37 of 40