
BQ25890 TYPICAL SCHEMATIC



							BQ25890 SCHMATIC CHECKLIST	Ī
PIN NAME		REQUIREMENT	COMPONENT	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
							USB data line pair	D+/D- based USB host/charging port detection. The detection includes data contact detection
D+/D-	2-3	Optional					Positive line of the USB data line pair.	(DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter.
		Optional					Negative line of the USB data line pair.	2. If D+/D- based input current limit detection is not used, short D+/D- pins together or leave both pins open.
STAT	4				1		Open drain charge status output	1 If not used leave it float 2 TOW indicates shares in averages TICU indicates shares complete as shares
		Optional	STAT resistor		2.2 kΩ	10 kΩ	Connect to the pull up rail via 2.2-k Ω to 10-k Ω resistor.	 If not used, leave it float. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz. The STAT pin function can be disabled when STAT_DIS bit is set.
SCL/SDA	5-6				4010		I2C Interface clock and data	
		Optional Optional	SCL resistor SDA resistor		10 kΩ 10 kΩ		Connect SCL to the logic rail through a $10-k\Omega$ resistonect SDA to the logic rail through a $10-k\Omega$ resist	
		op.iioiia.					Open-drain Interrupt Output	
INT	7	Optional	INT resistor		10 kΩ		Connect the INT to a logic rail via 10 - $k\Omega$ resistor.	$1.\ If not used, leave it float.\ 2.\ The INT pin sends active low, 256-\mu s pulse to host to report charger device status and fault.$
отб	8						Active high enable pin during boost mode.	1. If OTG boost mode is not used, short it to ground. 2. The boost mode is activated when OTG_CONFIG =1
		Optional						and OTG pin is high
/05							Active low Charge Enable pin.	
/CE	9	Required						1. /CE pin must be pulled High or Low. 2. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low.
							Input current limit Input.	LOW.
ILIM	10	Optional	ILIM resistor		* Ω		A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = KILIM(390 max)/RILIM .	The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IIINLIM register bits. Input current limit of less than 500 mA is not support on ILIM pin. 2. If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V. 3. If ILIM pin is short, the input current limit is set by the register. 4. The ILIM pin function can be disabled when EN_ILIM bit is 0.
							Temperature qualification voltage input.	
TS	11	Required	TS resistors and thermistor				Connect a negative temperature coefficient thermistor. Recommend 103AT-2 thermistor.	1. If thermistor is not used, set TS pin voltage within normal range. 2. If thermistor is used, program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range.
/QON	12						BATFET enable/reset control input.	
		Optional			Switch		Open-drain D+/D- multiplexer selection output.	If not used, leave it float. The pin contains an internal pull-up to maintain default high logic.
DSEL	24	Optional	DSEL resistor		10 kΩ		Connect DSEL to a logic rail via a 10-kΩ resistor.	If not used, leave it float. 2. The pin is normally float and pull-up by external resistor.
VBUS	1						Input source to the charger	
		Required	VBUS caps	1uF				1. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. 2. It is recommended to have a total of ~10uF capacitance at VBUS & PMID for USB input compliance.
							Actual input source to the charger	recommended to have a total of 100r capacitance at V803 & PIVID for 038 input compilance.
PMID	23	Required	PMID caps	8.2uF				Given the total input capacitance, put 1 µF on VBUS to PGND and the rest capacitance on PMID to PGND.
							Positive battery connection point	The second secon
VBAT	13-14	Required	VBAT caps	10uF	10uF			
			•				System connection point.	1. Connect a 10 µF closely to the BAT pin. 2. Charger may operate normally when battery is not connected.
VSYS	15-16	Required	VSYS caps	20uF	20uF	40uF	System connection point.	Connect a 20 µF closely to the SYS pin. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.
sw	19-20	quou	TOTO CORPO				Switching node connecting to output inductor.	Connect a 20 µr closely to the 313 pm. The preferred terannic capacitor is 60 or higher fathing, 77K or 75K.
		Required	Output inductor	1uH		2.2uH		The charger device has internal loop compensator. To get good loop stability, 1- μH and minimum of 20- μF
		Optional	SW Resistor		* Ω			output capacitor is recommended.
		Optional	SW Cap		* F		Switching converter snubber circuit	Snubber circuit values empirically determined if required.Recommend unpopulated footprint on new design
BTST	21						PWM high side driver positive supply.	
0131		Required	BTST-SW cap	0.047uF	0.047uF	0.047uF		Connect the 0.047µF bootstrap capacitor from SW to BTST.
REGN	22	Optional	BTST resistor		* Ω		Bootstrap capacitor snubbing resistor PWM low side driver positive supply output.	Help with EMI performance. Recommend unpopulated footprint on new designs.
		Required	REGN cap	4.7uF	4.7uF	4.7uF	Povidi fow side driver positive supply output.	Connect a 4.7 μ F (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
PGND							Power ground connection for high-current power	
	17-18						converter node.	
		Required						On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
PowerPAD		Required						Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND
- OWEIPAD		Required		1	l	1		and ground plane for high-current power converter.