


BQ25890 TYPICAL SCHEMATIC



BQ25890 SCHEMATIC CHECKLIST							
PIN NAME	REQUIREMENT	COMPONENT	MIN	TYP	MAX	DESCRIPTION	
<b>USB data line pair</b>							
D+/D-	2-3	Optional				Positive line of the USB data line pair.	
		Optional				Negative line of the USB data line pair.	
<b>Open drain charge status output</b>							
STAT	4	Optional	STAT resistor	2.2 kΩ	10 kΩ	Connect to the pull up rail via 2.2-kΩ to 10-kΩ resistor.	
<b>I2C Interface clock and data</b>							
SCL/SDA	5-6	Optional	SCL resistor	10 kΩ		Connect SCL to the logic rail through a 10-kΩ resistor.	
		Optional	SDA resistor	10 kΩ		Connect SDA to the logic rail through a 10-kΩ resistor.	
<b>Open-drain Interrupt Output</b>							
INT	7	Optional	INT resistor	10 kΩ		Connect the INT to a logic rail via 10-kΩ resistor.	
<b>Active high enable pin during boost mode.</b>							
OTG	8	Optional				1. If OTG boost mode is not used, short it to ground. 2. The boost mode is activated when OTG_CONFIG=1 and OTG pin is high	
<b>Active low Charge Enable pin.</b>							
/CE	9	Required				1. /CE pin must be pulled High or Low. 2. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low.	
<b>Input current limit input.</b>							
ILIM	10	Optional	ILIM resistor	* Ω		A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = KILIM(390 max)/RILIM.	
<b>Temperature qualification voltage input.</b>							
TS	11	Required	TS resistors and thermistor			Connect a negative temperature coefficient thermistor. Recommend 103AT-2 thermistor.	
<b>BATFET enable/reset control input.</b>							
/QON	12	Optional	Switch			If not used, leave it float. The pin contains an internal pull-up to maintain default high logic.	
<b>Open-drain D+/D- multiplexer selection output.</b>							
DSEL	24	Optional	DSEL resistor	10 kΩ		Connect DSEL to a logic rail via a 10-kΩ resistor.	
<b>Input source to the charger</b>							
VBUS	1	Required	VBUS caps	1µF		1. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. 2. It is recommended to have a total of ~10µF capacitance at VBUS & PMID for USB input compliance.	
<b>Actual input source to the charger</b>							
PMID	23	Required	PMID caps	8.2µF		Given the total input capacitance, put 1 µF on VBUS to PGND and the rest capacitance on PMID to PGND.	
<b>Positive battery connection point</b>							
VBAT	13-14	Required	VBAT caps	10µF	10µF	1. Connect a 10 µF closely to the BAT pin. 2. Charger may operate normally when battery is not connected.	
<b>System connection point.</b>							
VSYS	15-16	Required	VSYS caps	20µF	20µF	40µF	Connect a 20 µF closely to the SYS pin. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.
<b>Switching node connecting to output inductor.</b>							
SW	19-20	Required	Output inductor	1µH		2.2µH	The charger device has internal loop compensator. To get good loop stability, 1-µH and minimum of 20-µF output capacitor is recommended.
		Optional	SW Resistor		* Ω		Switching converter snubber circuit
		Optional	SW Cap		* F		
<b>PWM high side driver positive supply.</b>							
BTST	21	Required	BTST-SW cap	0.047µF	0.047µF	0.047µF	Connect the 0.047µF bootstrap capacitor from SW to BTST.
		Optional	BTST resistor		* Ω		Help with EMI performance. Recommend unpopulated footprint on new designs.
<b>PWM low side driver positive supply output.</b>							
REGN	22	Required	REGN cap	4.7µF	4.7µF	4.7µF	Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
<b>Power ground connection for high-current power converter node.</b>							
PGND	17-18	Required					On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
PowerPAD		Required					Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.