TPS65218xx Silicon Revision History

	1F3032T0XX SILICOIT REVISION FILESON									
			Issue	System	Sustam Status					
#	Name	Description	Occurrence	Impact	-B1	-D0	Conditions of occurrence	Workaround with -B1 silicon		
1	DCDC4 startup issue (Cold Temp, High VIN)	Depending on the temperature, VIN voltage, output capacitance, and the quality of the layout, DCDC4 could have issues starting up	High	High	Present	Fixed	VIN > 4.8V, worsens with higher voltage TEMP < 25C, worsens with lower temperature Worsen with poor layout OOUT > 80uF, worsens with larger COUT	Recommended worksround: Place schedicky lide from GND to LA Place schedicky lide from GND to LA Place at minimum 25 vis on the power pad Place DCCPC dupted repealer or the power pad Place DCCPC dupted repealer or the same PCB layer as PMC		
2	DCDC4 startup issue (Hot Temp, Low VIN)	DCDC4 is unable to start at low VIN due to insufficient current sensor sampling time	Low	High	Present (Documented in datasheet)	Fixed	1) TEMP > 55C, worsens with lower temperature	Behavior documented in the 46 Indisastree: lagor vallage soft- start streep: VML DECIO > 3 AV form - 40C > 56C VML DECIO > 3 DV form - 40C > 10C VML DECIO > 10C VML DE		
3	DCDC4 instability (Cold Temp, High VIN, High Load)	At high load and high VIN, DCDC4 is unstable, particularly worse at cold temp	None	High	Present (Documented in datasheet)	Fixed	VIN > 4.5V, worsens with higher voltage TEMP < 25C, worsens with lower temperature Worsens with poor layout Is worse on the EVM then validation board	Recommended worksround: 1) Place schold/ judge from CND to LAA 2) Place at minimum 25 vias or the power pad 3) Place CND place assession on the same PCB lawer as PMIC		
4	DCDC4 instability (Hot Temp, Low VIN, High Load)	DCDC4 oscillates when a load transient of 300mA or more is applied near the current limit in boost mode; this behavior occurs at low VIN and high temperature	None	High	Present (Documented in datasheet)	Fixed	1) VIN < 3.3V, wcrsens with lower voltage 2) VOUT > 1.8V, wcrsens with higher output voltage 3) TEMP > 89C, wcrsens with higher temp 4) COUT < 100V, wcrsens with lower COUT 5) > 300mA transient step (700mA -> 1000mA) Worsens with a larger transient stee near current limit	Reccomended workstround: 1) Increase the output capacitance on DCDC4		
5	DCDC4 increased output ripple (Cold Temp, High VIN, High Load)	DCDC4 will have large ripple when the device is transitioning from PFM mode to PV/M mode when the device is configured in Auto PFM mode (i.e. Power saving mode)	Low	Low	Present (Documented in datasheet)	Fixed	1) VIN > 4.5V, worsens with higher voltage 2) TEMP < 25C, worsens with lower temperature 3) 300mA < LOAD < 500mA 4) Worsens with lower COUT 5) More president on the EVM	Recommended workaround: 1) Place DCDC4 into forced PWM mode		
6	DCDC5/6 Voltage Droop	When FSEAL-1 and there is a slow voltage desay on IN_BIAS when the main supply is lost, the internal EEPROUII may be latched to the incornect values causing the bandage voltage for DCDCS6 to have the incornect value which in turn causes DCDCS6 to regulate low on when on coincell will be approximated to the control of th	High	Low	Present (Documented in datasheet)	Fixed	1) FSEAL = 1 and CC voltage present 2) N_BIAS slew rate < 1507/s	Behavior documental in the -81 distantance: Documental of 10 Councilay spec for DOCOS - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decaying silver rate > 150/0/s - DO accorage vi-10 Tow when N BAS decay vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay silver > 150/0/s - DO accorage vi-10 Tow when N BAS decay sil		
7	I2C minimum 40% duty cycle (f _{SCL} = 400kHz)	There is an duty cycle limitation for the I2C communication of TPS65218 when in 400kHz mode. The duty cycle must be greater than 40% to operate correctly in 400kHz mode	Low	High	Present (Documented in datasheet)	Present (Documented in datasheet)	1) in 400kHz when the ON duty cycle < 40%	Recommended worksround: - Operate ICC in Oblet mode or ensure 400MHz mode is above 40% duty cycle - Sehaker documented in the 81 and -00 datableets: 15 Socrée in the databate the 3- 50% "exclument for ON time		
8	LS3 1A ILIM (VIN_LS3 = 1.8V)	For LS3, when the VIN Voltage is 1.8V, the current limit is out of spec	None	Low	Present (Documented in datasheet)	Present (Documented in datasheet)	VIN < 2.3V, worsens with lower VIN voltage Current limit setting [0x3h] Worsens with higher temperature	Behavior documented in the -81 and -00 datascheets: -900m is the lower limit for the current limit setting [0:0h] -the other current limit setting have been modified as a well to account for current limit variation		
9	DCDC5/6 Overshoot/Inrush (at startup)	When TPS65218 starts up at high VIN, DCDC5 and DCDC6 will overshoot above their regulation targest (~200mV overshoot at worst case)	None	Low	Present (Documented in datasheet)	Fixed	VIN > 4.5V COUT < 20uF 3) occurs the across the entire temperature range, worsens with lower temperature	Recommended workszound: - Add more capacitance to the output of DCDC5/6, add 47uF		
10	DCDC5 Does Not Regulate (High Temp, Low Load Leakage)	DCDC5 erroneously switches due to leakage inside the device, at low output loads the output load is not larger enough to counteract the internal leakage in the device and DCDCS will float up due to the erronneous switching.	Low	Low	Present (Documented in datasheet)	Fixed	1) Entire VM range, worsens with lower voltage (CC or IN_BU) 2) Occurs on all material, worsens with HL skew material (strong NMOS weak PMOS) 3) TEMP > 66C, worsens with higher temperature 4) worsens with smaller outout loads	Behavior documented in the -81 datasheet: - spill up the spec based on temperature and load levels for those temps - see 81 datasheet online for the specification		
11	IN_BIAS UVLO Hysteresis slew rate	TPS65218 will start up at V_UVLO (incorrect) or V_UVLO + V_HYST (correct) depending on the rising IN_BIAS slew rate	Low	Low	Present (Documented in datasheet)	Fixed	1) IN_BIAS slew rate > 30V/s from IN_BIAS=2.5V> 2.75V	Behavior documented in the -B1 datasheet: IN_BIAS slew rate requirement is documented in the datasheet, see the spec to the right and in the B1 datasheet online		
12	No deglitch filters present on I2C pins	No deglitch filter is present on SDA or SCL, there should be some deglitch according to the designers	None	Low	Present	Fixed	1) If an erroneous glitch occurs	Fix has been implemented in -D0 and is working correctly. 'Not documented in the -81 datasheet:		
13	LDO1 instability (Cold Temp, High Load)	At high load and low temperature LDO1 oscillates at low COUT	None	Medium	Present (Documented in datasheet)	Present (Documented in datasheet)	TEMP < -20C, worsens with lower temperature effective COUT capacitance < 10uF	Requirement has been updated in the -81 and -00 datasheets: Increase the output effective output capacitance to 10uF or greater across the entire temperature range		
14	INT_LDO hold time (Cold Temp)	At -40C, the hold up time specification is able to be sastified	None	Low	Present (Documented in datasheet)	Present (Documented in datasheet)	1) At low C_INT_LDO < 1uF, 2) C_IN_BIAS <= 4.7uF 3) -40C temperature	Behavior documented in the -81 and -00 datasheets (update to test conditions in the specification): - N_BIAS is ted to N_DCDC1-4, N_LDD1 - decay rate modification; N_BIAS decay rate > 5us		