# **KTT0003B**



#### **PACKAGE OUTLINE**

#### **TO-263 - 4.83 mm max height**

TO-263



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

- Features may not exist and shape may vary per different assembly sites.
  Reference JEDEC registration TO-263, except minimum lead thickness and minimum exposed pad length.



## KTT0003B

## **EXAMPLE BOARD LAYOUT**

#### TO-263 - 4.83 mm max height

TO-263



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



## **KTT0003B**

## **EXAMPLE STENCIL DESIGN**

#### **TO-263 - 4.83 mm max height**

TO-263



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.

