

BQ25750 Schematic Checklist




INPUT POWER- DESIGN CHECKLIST										
PIN NAME		REQUIREMENTS	REQUIREMENTS Component MIN		TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS		
	30,29,10	Differential input current sensing and current limit setting								
		Optional	R2(RAC)	0mΩ		5mΩ	Input current sensing resistor. This is used for both input current limit regulation and for inductor current sensing of the	R2(RAC) is not required if input current limit functionality is not needed. Short ACP and ACN to VAC if R2(RAC) is not being used.Refer to section 8.2.2.7 Sense Resistor (RAC_SNS and RBAT_SNS) and Current Programming for choosing the correct resistor value if input current limit functionality is needed.		
		Optional	R5,R6		10Ω		Input current sense switching noise and common mode	Can be removed if R2(RAC) is not going to be used.		
		Ориона	C10,C11		100nF		and noise filtering	Can be removed if R2(RAC) is not going to be used.		
ACP-ACN, ILIM HIZ		Optional	C34		470nF		Differential mode noise filtering	Can be removed if R2(RAC) is not going to be used.		
rei reit, iani_na		Optional	R66	0kΩ	2.5kΩ	50kΩ	Resistor to PGND	Refer to section 8.3.5.1.1.1 ILIM_HIZ Pin of the datasheet for choosing the correct resistor values.		
			Required	C44, C7, C70	80uF	160uF		bulk input capacitance	The caps should be a mixture of ceramic and electrolytic. The caps C44, C7 and C70 need to spread and balanced across the sense resistors. The caps don't need to be exact. The ratio between the caps on both sides of the sense resistor can be as great as 1 to 10.	
REGN	24						Internal LDO output			
NEGIN	24	Required	C22	4.7μF	4.7μF		Internal LDO output stabilizing capacitor	Placed close to the IC REGN pin.		

INPUT POWER- DESIGN CHECKLIST								
PIN NAME		REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
							Converter (Forward Buck Mode) High-Side N-Channel MOSF	
HIDRV1	27	Required	Q1				Converter (forward buck mode) active High-Side N-Channel MOSFET	This is also the reverse boost mode synchronous High-Side MOSFET.
	27	Recommended	R8	0Ω			Q1 High-Side MOSFET gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn-on and turn-off. Do not add any pull down resistor from the gate to the source of Q1.
							Converter (Forward Buck Mode) Low-Side N-Channel MOSFE	T gate driver
LODRV1	25	Required	Q2				Converter (forward buck mode) active Low-Side N-Channel MOSFET	This is also the reverse boost mode synchronous Low-Side MOSFET.
LODKVI	25	Recommended	R20	0Ω			Q2 Low-Side MOSFET gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q2 turn-on and turn-off. Do not add any pull down resistor from the gate to the source of Q2.
							Buck-boost switching nodes and High-Side MOSFET bootstr	
		Required	L1	2.2μΗ	10μΗ	15μΗ	Converter inductor	SW1 and SW2 should be connected to minimize the inductive path from the IC pin to the Inductor
		Required	D2,D3		-		BTST1/BTST2 Diode-OR	BTST diodes should use a Schottky diode to minimize reverse recovery loss
		Required	C26		4.7μF		Connected between DRV-SUP and PGND	
SW1-SW2, BTST1, BTST2. DRV-SUP	28-18,	Required	C12		100nF		Converter bootstrap capacitor for Q1 High-Side N Channel MOSFET gate driver	Capacitor needs to be placed close to the IC.
B1512, DRV-50P	26,20, 23	Recommended	R13		0Ω		Bootstrap capacitor discharge current limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q1 turn-on.
		Required	C18		100nF		Converter bootstrap capacitor for Q4 High-Side N Channel MOSFET gate driver	Capacitor needs to be placed close to the IC.
		Recommended	R23		0Ω		Bootstrap capacitor discharge current limiting resistor F	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on.
							Converter (Forward Boost Mode) High-Side N-Channel MOSF	
	19	Required	Q3				Converter (forward boost mode) active High-Side N-Channel MOSFET	This is also the reverse buck mode synchronous High-Side MOSFET.
HIDRV2		Recommended	R3	0Ω			Q3 High-Side MOSFEt gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q3 turn-on and turn-off. Do not add any pull down resistor from the gate to the source of Q3.
							Converter (Forward Boost Mode) Low-Side N-Channel MOSF	ET gate driver
	21	Required	Q4				Converter (forward boost mode) active Low-Side N-Channel MOSFET	This is also the reverse buck mode synchronous Low-Side MOSFET.
LODRV2		Recommended	R17	0Ω			Q4 Low-Side MOSFET gate drive strength limiting resistor	For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q4 turn-on and turn-off. Do not add any pull down resistor from the gate to the source of Q4.
							Converter (Forward Boost Mode) Low-Side N-Channel MOSF	ET gate driver
ACUV, ACOV	34, 35	Optional	R21		*Ω		Resistor divider from VAC to PGND to program the	Refer to section 9.2.1.2.1 ACUV/ACOV Input Voltage Operating Window
ACOV, ACOV	34, 33	Optional	R27		*Ω		undervoltage and overvoltage protection.	Programming of the datasheet for choosing the correct resistor values. Tie ACOV
		Optional	R30		*Ω		0 01	to GND and ACUV to VAC to set the widest operating window
VAC	33						Input Voltage Detection and Power	
*****	33	Required	C16		1μF		Input voltage noise decoupling capacitor	Place close to the VAC Pin. Short pin 33 and 32 together.
			Q5, Q6			1	Back to back input proection N-ch MOSFETs	
ACDRV	31	Optional	C9				Input protection turn on/off delay	Needs to be experimentally derived to slow down the Q5 and Q6 turn-on.
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			D1				Input protection gate-source clamping diode	Needs to be a Zener diode that clamps around 15V. This diode projects the gate to source voltag from getting too high. Most FETs will break at 20V gate to source.



							OUTPUT POWER- DESIGN CHECKLIST	
PIN NAME		REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
							Differential charge current sensing	
		Required	R24	-	5mΩ	-	Input current sensing resistor. This is used for both input current limit regulation and for inductor current sensing of the average current mode control architecutre of the charger.	The battery sense resistor between SRP and SRN is fixed at $5m\Omega$. Using a different value is not recommend.
		Required	R22,R25		10Ω		Input current sense switching noise and common mode and	
		Required	C21,C23		100nF		noise filtering	
SRP.SRN	14.13	Required	C35		470nF		Differential mode noise filtering	
<i>3</i> (1) <i>3</i> (1)		Required	C57,C39, C38	80uF	160uF		bulk output capacitance	The caps should be a mixture of ceramic and electrolytic. The caps C57, C39 and C3 need to spread and balanced across the sense resistors. The caps don't need to be exact. The ratio between the caps on both sides of the sense resistor can be as great as 1 to 10.
							Charge Current Limit setting	
ICHG	9	Optional	R67	0kΩ	5kΩ	100kΩ	Resistor to PGND	Refer to section 8.3.4.1.1 Charge Current Programming (ICHG pin and ICHG_REG) or the datasheet for choosing the correct resistor values. This pin can be tied to GND if not used.
							Charge voltage	
FB. FBG	12, 11	Required	R28		249kΩ		Voltage divider used to adjust output battery regulation	(R28*VFB REG)
15,150	12, 11	Required	R64		*kΩ		voltage. R28 needs to be $249k\Omega$	$R64 = \frac{(R28*VFB_REG)}{(Vout-VFB_REG)} + 33\Omega$
							Battery FET	
			Q7,Q8				N-Channel Battery FET Gate Drive	Pin drives the gate with 10V relative to BATSRC
BATDRV	15	Optional	C36		1nF			10 V relative to BATSRC
		Ориона	R9		0Ω			For non-ideal layouts with EMI contraints, add an experimentally derived resistance to slow down the Q2 turn-on and turn-off.
			_				System power	
SYS	32	Required	C77,C63,151				Output noise and high frequency filtering capacitor	



					COMI	MUNICA	TION AND MISC INPUT/OUTPUT SIGNAL- DESIGN CHECKLIST	
PIN NAME	PIN NAME		Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
							I2C Open-drain communication input and output	
SCL,SDA	1,2	Optional	R53,R54		10kΩ			The BQ25756 can operate in standalone by setting the charge current and voltage through external resistor on ICHG and FB, FBG pin. The 10kohm resistor is required if host control configuration is desired
							Open Drain Charge Status 1 Output	
STAT1	4	Optional	R50		2.21ΚΩ		STAT1 pull up resistor to 3.3V	This pin can be left floating if not used
		Орципа	D4		-		STAT1 LED Indicator	This pin can be left hoating if not used
							Open Drain Charge Status 2 Output	
STAT2	5	Optional	R51		2.21ΚΩ		STAT2 pull up resistor to 3.3V	This pin can be left floating if not used
			D5		=		STAT2 LED Indicator	8
/PG	_						Open Drain Active Low Power Good Indicator	
•	6	Optional	R52		2.21ΚΩ		/PG pull up resistor to 3.3V	This pin can be left floating if not used
			D6		-		/PG LED Indicator Charge Enable pin	
/CE	7	Required	R56		10kΩ		• •	/CE must be pulled High or Low, do not leave floating.
		Required	ОСЯ		10K12		Battery temperature qualification voltage input	/ CE mast be pared high of Low, do not leave mouting.
	8	Optional	R34		*Ω			Refer to section 8.3.4.6.1 JEITA Guideline Compliance in Charge Mode in the datasheet for choosing the correct resistor values.
TS		Optional	R65		*Ω		Resistor divider from REGN to TS to PGND	0
		Optional	R41		103AT-2 10 kΩ			TS pin function can be disabled with EN_TS register bit. In this case, the resistor network does not need to be populated
/INT	3						Open Drain Interrupt Output	
/INT	3	Optional	R55		10kΩ		/INT pull up resistor to 3.3V	This pin can be left floating if not used
							Switching Frequency and Synchronization Input	
FSW_SYNC	36	Required	R36	40kΩ	-	200kΩ	Used to set the nominal switching frequency	A clock can be provided on this pin in the range of 200 – 600kHz for switching frequency synchronization. R36 can also be calculated with the following formula $R_{FSW} = \frac{1}{10 \times \left(f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9}\right)}$
PGND	17						GND	
1 0140	1,	Required	-		-			Tie this pin to PGND
PGND	37						Power Ground Return	
1 0.10		Required	-		-		IC Ground Return	

BQ25750 Layout Guidelines


Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

Components	Function	Impact	Guidelines
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Boost low side FET, boost high side FET, output capacitors	Boost output loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the output of the boost. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place output ceramic capacitors close to the switching FETs.
Sense resistors, Switching FETS, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors have low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1 to 2-A per via for a 10-mil via with 1oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP, BTST1, BTST2, capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitors are used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC
LODRV1, LODRV2	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 and LODRV2 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 and LODRV2 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20 mil gate drive trace width.

HIDRV1, HIDRV2, SW1 (pin trace), SW2 (pin trace)	High side gate drive	High frequency noise, parasitic ringing, gate drive integrity	HIDRV1 and HIDRV2 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 and HIDRV2 are SW1 and SW2, respectively. Route HIDRV1/SW1 and HIDRV2/SW2 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20 mil gate drive trace width.
Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, Switching integrity	Pin voltage determines the setting for input current limit, output current limit and switching frequency. Ground noise on these could lead to inaccuracy. Minimize ground return from these resistors to the IC ground pin.
Input (ACP, CAN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and Regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode (V _{ACUV_DPM}). FB divider sets battery voltage regulation in forward mode (V _{FB_ACC}). Route the top of the divider point to the target regulation location Avoid routing close to high power switching nodes.
Bypass capacitors	Noise filter	Noise immunity	Place lowest value cap+B7:D12acitors closest to the IC

Layout Example:

Based on the above layout guidelines, the buck-boost PCB layout example top view is shown below including all the key power components.



For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in the Image below. Use wide trace for gate drive traces, minimum 20 mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.

