

COMMUNICATION AND MISC INPUT/OUTPUT SIGNAL- DESIGN CHECKLIST							
PIN NAME	REQUIREMENTS	Component	MIN	TYP	MAX	DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
SCL,SDA	1,2	Optional	R53,R54	10kΩ		Pullup resistors for the open-drain I2C or SMBus dlock and data communication bus	I2C or SMBus Open-drain communication input and output The BQ25820 can operate in standalone by setting the charge current and voltage through external resistor on ICHG and FB, FBG pin. The 10kohm resistor is required if host control configuration is desired
STAT1	4	Optional	R50	2.21k		STAT1 pull up resistor to 3.3V	Open Drain Charge Status 1 Output This pin can be left floating if not used
STAT2	5	Optional	R51	2.21k		STAT2 pull up resistor to 3.3V	Open Drain Charge Status 2 Output This pin can be left floating if not used
/PG	6	Optional	R52	2.21k		/PG pull up resistor to 3.3V	Open Drain Active Low Power Good Indicator This pin can be left floating if not used
/CE	7	Required	R56	10kΩ		/CE pull up resistor to 3.3V	Open Drain Active Low Charge Enable Indicator /CE must be pulled High or Low, do not leave floating.
TS	8	Optional	R34	*Ω		Resistor divider from REGN to TS to PGND	Temperature Qualification Voltage Input Refer to section 7.3.4.6.1 JEITA Guideline Compliance in Charge Mode in the datasheet for choosing the correct resistor values.
/INT	3	Optional	R55	10kΩ		/INT pull up resistor to 3.3V	Open Drain Interrupt Output This pin can be left floating if not used
FSW_SYNC	36	Required	RFSW	40kΩ	200kΩ	Used to set the nominal switching frequency	Switching Frequency and Synchronization Input $R_{FSW} = \frac{1}{10 \times (f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9})}$
PGND	22	Required	-	-	-	IC Ground Return	Power Ground Return

BQ25820 Layout Guidelines


Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

Components	Function	Impact	Guidelines
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Sense resistors, Switching FETs, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors have low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1 to 2-A per via for a 10-mil via with 1oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP,BTST1, capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitors are used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC
LODRV1	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20 mil gate drive trace width.
HIDRV1, SW1 (pin trace)	High side gate drive	High frequency noise, parasitic ringing, gate drive integrity	HIDRV1 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 is SW1. Route HIDRV1/SW1 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20 mil gate drive trace width.

Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, Switching integrity	Pin voltage determines the setting for input current limit, output current limit and switching frequency. Ground noise on these could lead to inaccuracy. Minimize ground return from these resistors to the IC ground pin.
Input (ACP, CAN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and Regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode (V_{ACUV_DPM}). FB divider sets battery voltage regulation in forward mode (V_{FB_ACC}). Route the top of the divider point to the target regulation location. Avoid routing close to high power switching nodes.
Bypass capacitors	Noise filter	Noise immunity	Place lowest value cap+B7:D12acitors closest to the IC

Layout Example:

Based on the above layout guidelines, the buck PCB layout example top view is shown below including all the key power components. **Please ignore the Boost output loop, this does not relate to the BQ25820.**



For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in the image below. Use wide trace for gate drive traces, minimum 20 mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad. **Please ignore the Boost output loop, this does not relate to the BQ25820.**

