


PWRIN



PWRIN Voltage : 9V~36V

Settings	Units
Typical Over-Current Threshold	16.00 A
Startup Delay Time	33.33 ms
Over-Current Fault Delay	18.18 ms
Upper OVLO Threshold	42.73 V
Lower OVLO Threshold	37.64 V
Upper UVLO Threshold	8.31 V
Lower UVLO Threshold	7.59 V

OVP Protect IC

$$I_{LIM_PEAK} = \frac{V_{CS(TH)}}{R_s} + \frac{V_{IN(MAX)}(I_{ON(MIN)}}{L}$$

where $I_{ON(MIN)}$ is the minimum HO on-time which is nominally 100 ns



$$I_{LIM_PEAK} = \frac{0.12}{0.008\Omega} + \frac{36V \times 100ns}{6.8\mu H} = 15.53A$$

$$I_{LIM_PEAK} = (0.12/0.008R) + (36 \times (100/10^{-9})) / (6.8 \times 10^{-6}) \sim 24.18A$$

5VA

Layout Note : 30A Max

R1 =	59	kΩ
R2 =	11.30	kΩ
R3 =	3.48	kΩ
Rs =	15.00	kΩ
R5 =	0	kΩ
CTimer =	100.00	nF
Cin =	100	nF
CGate =	31	nF
CLoad =	220	μF



- The bold lines indicate a solid ground plane. Make the traces to the widest and the shortest and use the star ground technique.
- These lines indicate the high current paths. Make the traces as wide and short as possible.
- These lines indicate the small signal paths. The traces can be narrow but keep them away from any radiated noise and away from traces that may couple noise capacitively.
- These points require the maximum bypassing of the high frequency switching noise. Isolate each channel from the high frequency switching noise of the other channel.

Figure 23. Recommended PCB Layout