



ON Semiconductor®

Designing Compensators for the Control of Switching Power Supplies

Presented by Christophe Basso

Senior Scientist
IEEE Senior Member

1 • Chris Basso – APEC 2010

Agenda

- Feedback generalities
- The divider and the virtual ground
- Phase margin and crossover
- Poles and zeros
- Boosting the phase at crossover
- Compensator types
- Practical implementations: the op amp
- Practical implementations: the OTA
- Practical implementations: the TL431
- Design examples
- A real case study
- Conclusion

2 • Chris Basso – APEC 2010



Agenda

- ❑ Feedback generalities
 - ❑ The divider and the virtual ground
 - ❑ Phase margin and crossover
 - ❑ Poles and zeros
 - ❑ Boosting the phase at crossover
 - ❑ Compensator types
 - ❑ Practical implementations: the op amp
 - ❑ Practical implementations: the OTA
 - ❑ Practical implementations: the TL431
 - ❑ Design examples
 - ❑ A real case study
 - ❑ Conclusion


3 • Chris Basso – APEC 2010

ON Semiconductor®



What is a regulated power supply?

- ❑ V_{out} is permanently compared to a reference voltage V_{ref}
- ❑ The reference voltage V_{ref} is precise and stable over temperature.
- ❑ The error $\varepsilon = V_{ref} - \alpha V_{out}$ is amplified and sent to the control input.
- ❑ The power stage reacts to reduce ε as much as it can.




4 • Chris Basso – APEC 2010

ON Semiconductor®



How to build an oscillator?

- How to keep self-sustained oscillations?




5 • Chris Basso – APEC 2010

ON Semiconductor®



Where is the point -1,j0?

- In a Bode plot, we deal with both magnitude and argument:
 - when $|T(s)|$ crosses the 0-dB axis, this is the "1" point
 - when $\arg T(s)$ crosses the -180° axis, this is the "-" sign



- In a Nyquist plot, we deal with the argument and real part of $T(s)$
 - the point $-1, j0$ represents the 0-dB gain and the sign reversal


6 • Chris Basso – APEC 2010

ON Semiconductor®



If you fear oscillations, build phase margin!

- The frequency at which $|T(s)| = 0 \text{ dB}$ is the crossover frequency, f_c
- The distance between $\arg T(f_c)$ and the -180° limit is called:
➤ the phase margin, noted φ_m




8 • Chris Basso – APEC 2010

ON Semiconductor®



In the literature, V_{out} must follow V_{in}

- Text books cover loop control theory assuming V_{out} follows V_{in} :
- If V_{in} imposes a ramp, V_{out} must follow with the least error
- The loop is then open to check V_{out} over V_{in}



- In our converters, V_{in} is V_{ref}/α and is fixed!
- If the loop gain is high enough, we should have: $V_{out} = V_{ref}/\alpha$
- The perturbations are V_{in} and I_{out}
- The model must be updated


8 • Chris Basso – APEC 2010

ON Semiconductor®



How does this translate to our converter?

- The loop gain $T(s)$ includes $H(s)$, $G(s)$ and G_{PWM}




- In the literature, $T(s)$ is considered *without* the phase reversal brought by the negative feedback:

→ $\angle T(s) = -180^\circ$ brings instability

How does this translate to our converter?

- In real life, we include the phase reversal!




- In the real life, $T(s)$ *includes* the phase reversal brought by the negative feedback:

→ $\angle T(s) = -360^\circ$ brings instability

These plots are identical

- ❑ all these plots read the same phase margin!



11 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- ❑ Feedback generalities
- ❑ **The divider and the virtual ground**
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


12 • Chris Basso – APEC 2010

ON Semiconductor®



Hey, where is the divider network?

- In some text books, the divider network enters the picture



R. Erickson, D. Maksimovic, "Fundamentals of Power Electronics", Kluwers, 2001


13 • Chris Basso – APEC 2010

ON Semiconductor®



The virtual ground excludes R_{lower}

- In reality, the feedback is often made with an op amp



- Because of the local feedback via Z_f , we have a virtual ground


14 • Chris Basso – APEC 2010

ON Semiconductor®



Looks like the divider in back...

- In a type 1, 2 or 3, the local feedback is lost for $s = 0$



- The 0-Hz gain is indeed changed but not f_c !


15 • Chris Basso – APEC 2010

ON Semiconductor®



Looks like the divider in back...

- With an op amp, only the dc gain is affected




16 • Chris Basso – APEC 2010

ON Semiconductor®



You don't have a virtual ground in an OTA!

- ❑ R_{lower} enters the picture in all equations



- ❑ Unless an OTA is used, the divider plays no role in ac!

17 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover**
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


18 • Chris Basso – APEC 2010

ON Semiconductor®



How much phase margin to chose?

- ❑ a Q factor of 0.5 (critical response) implies a φ_m of 76°
- ❑ a $45^\circ \varphi_m$ corresponds to a Q of 1.2: oscillatory response!



- ❑ phase margin depends on the needed response: fast, no overshoot...
- ❑ good practice is to shoot for 60° and make sure φ_m always $> 45^\circ$

19 • Chris Basso – APEC 2010

ON Semiconductor®



Which crossover frequency to select?

- ❑ crossover frequency selection depends on several factors:
 - *switching frequency*: theoretical limit is $F_{sw}/2$
 - in practice, stay below 1/5 of F_{sw} for noise concerns
 - *output ripple*: if ripple pollutes feedback, «tail chasing» can occur.
 - crossover frequency rolloff is mandatory, e.g. in PFC circuits
 - *presence of a Right-Half Plane Zero (RHPZ)*:
 - you cannot cross over beyond 30% of the lowest RHPZ position
 - *output undershoot specification*:
 - select crossover frequency based on undershoot specs

Don't push the crossover frequency too far!!

$$V_p \approx \frac{\Delta I_{out}}{2\pi f_c C_{out}}$$


20 • Chris Basso – APEC 2010

ON Semiconductor®



How to force crossover and phase margin?

- ❑ The converter we want to compensate exhibits a transfer function
- This is the power stage *open-loop* transfer function noted $H(s)$
- ❑ On this plot, a crossover frequency is identified, f_c
- ❑ The designer reads the gain deficiency and the phase rotation at f_c
- it can sometimes be a gain excess, in PFC stages for instance
- ❑ A compensator transfer function $G(s)$ is inserted so that it:
- provides gain/attenuation at the crossover frequency: $|H(f_c)G(f_c)| = 1$
- boosts the phase at the crossover: $\arg H(f_c) + \arg G(f_c) = -360^\circ + \varphi_m$




21 • Chris Basso – APEC 2010

ON Semiconductor®



What do we mean by “phase boost”?

- ❑ Control theory instructs to keep $T(s)$ away from the point $-1,j0$
- ❑ At the frequency where $|T(s)| = 1$, $\arg T(s)$ should be less than -360°
- ❑ To generate phase margin, we need to improve $\arg T(s)$ at crossover
- ❑ The compensator G is tailored to provide phase correction at f_c
- ❑ The amount of needed phase correction is called the *phase boost*




22 • Chris Basso – APEC 2010

ON Semiconductor®



How to force crossover and phase margin?

- Here, we want a 4-kHz crossover point and a 60° phase margin
- Build $G(s)$ so that $|G(4\text{kHz})| = +21 \text{ dB}$ and $\arg G(4\text{kHz}) = -125^\circ$



23 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- Feedback generalities
- The divider and the virtual ground
- Phase margin and crossover
- Poles and zeros**
 - Boosting the phase at crossover
 - Compensator types
 - Practical implementations: the op amp
 - Practical implementations: the OTA
 - Practical implementations: the TL431
 - Design examples
 - A real case study
 - Conclusion

24 • Chris Basso – APEC 2010

ON Semiconductor®



Poles, zeros and RHPZ

- ❑ A loop gain can be put under the following form:

$$H(s) = \frac{N(s)}{D(s)}$$

————— numerator
————— denominator

- ❑ solving for $N(s) = 0$, the roots are called the **zeros**

- ❑ solving for $D(s) = 0$, the roots are called the **poles**

$$H(s) = \frac{(s+5k)(s+30k)}{s+1k}$$

Numerator roots	$s_{z_1} = -5k$	$f_{z_1} = \frac{5k}{2\pi} = 796 \text{ Hz}$
	$s_{z_2} = -30k$	$f_{z_2} = \frac{30k}{2\pi} = 4.77 \text{ kHz}$
	$s_{p_1} = -1k$	$f_{p_1} = \frac{1k}{2\pi} = 159 \text{ Hz}$
Denominator root		


25 • Chris Basso – APEC 2010

ON Semiconductor®



The pole


- ❑ A **pole** creates a phase lag of -45° at its cutoff frequency



$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{1+sRC}$$

We can write the equation in different forms:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{1+\frac{s}{\omega_0}} = \frac{1}{1+\frac{s}{s_{p_1}}} \quad \text{where } \omega_0 = s_{p_1} = \frac{1}{RC}$$



26 • Chris Basso – APEC 2010

ON Semiconductor®



The Pole

- ❑ Its magnitude at the cutoff frequency is -3 dB
- ❑ Its asymptotic phase, when in the LHP, at $f = \infty$ is -90°
- ❑ The pole "lags" the phase

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{1+sRC} = \frac{1}{1+\frac{s}{\omega_0}}$$

$$20 \log_{10} \left| \frac{V_{out}(s_{p_1})}{V_{in}(s_{p_1})} \right| = 20 \log_{10} \frac{|1|}{\left| 1 + \frac{s_{p_1}}{\omega_0} \right|} = 20 \log_{10} \frac{1}{\sqrt{2}} = -3 \text{ dB} \quad \text{At } f = f_{p_1}$$

$$\arg \frac{V_{out}(s_{p_1})}{V_{in}(s_{p_1})} = \arg(1) - \arg \left(1 + \frac{s_{p_1}}{\omega_0} \right) = -\arctan(1) = -\frac{\pi}{4} \quad \text{At } f = f_{p_1}$$

$$\arg \frac{V_{out}(\infty)}{V_{in}(\infty)} = \arg(1) - \arg \left(1 + \frac{\infty}{\omega_0} \right) = -\arctan(\infty) = -\frac{\pi}{2} \quad \text{At } f = \infty$$


27 • Chris Basso – APEC 2010

ON Semiconductor®




The Zero

- ❑ A zero boosts the phase by $+45^\circ$ at its cutoff frequency



The general form of a zero:

$$G(s) = 1 + \frac{s}{\omega_0}$$



28 • Chris Basso – APEC 2010

ON Semiconductor®



The zero

- ❑ Its magnitude at the cutoff frequency is +3 dB
- ❑ Its asymptotic phase, when in LHP, at $f = \infty$ is +90°
- ❑ The **zero** "boosts" the phase

$$\frac{V_{out}(s)}{V_{in}(s)} = 1 + \frac{s}{\omega_0}$$

$$20 \log_{10} \left| \frac{V_{out}(s_{z_1})}{V_{in}(s_{z_1})} \right| = 20 \log_{10} \left| 1 + \frac{s_{z_1}}{\omega_0} \right| = 20 \log_{10} \sqrt{2} = +3 \text{ dB} \quad \text{At } f = f_{z_1}$$

$$\arg \frac{V_{out}(s_{p_1})}{V_{in}(s_{p_1})} = \arg \left(1 + \frac{s_{z_1}}{s_{p_1}} \right) = \arctan(1) = +\frac{\pi}{4} \quad \text{At } f = f_{z_1}$$

$$\arg \frac{V_{out}(\infty)}{V_{in}(\infty)} = \arg \left(1 + \frac{\infty}{s_{p_1}} \right) = \arctan(\infty) = +\frac{\pi}{2} \quad \text{At } f = \infty$$

29 • Chris Basso – APEC 2010

ON Semiconductor®



Poles and zeros at the origin

- ❑ Poles and zeros can sometimes appear "at the origin"

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{\frac{s}{\omega_0}}{D(s)} \quad \text{Zero for } s = 0: \text{zero at the origin} \longrightarrow \text{As } f \text{ increases the gain increases with a +1 slope (+20 dB/decade)}$$

$$\arg \frac{V_{out}(s)}{V_{in}(s)} = \arg \begin{pmatrix} \frac{s}{\omega_0} \\ 0 \end{pmatrix} = \arctan(\infty) = +\frac{\pi}{2} \quad \text{For } f > f_{zo}$$

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{N(s)}{\frac{s}{\omega_0}} \quad \text{Pole for } s = 0: \text{pole at the origin} \longrightarrow \text{As } f \text{ increases the gain decreases with a -1 slope (-20 dB/decade)}$$

$$\arg \frac{V_{out}(s)}{V_{in}(s)} = \arg(1) - \arg \begin{pmatrix} \frac{s}{\omega_0} \\ 0 \end{pmatrix} = -\arctan(\infty) = -\frac{\pi}{2} \quad \text{For } f > f_{po}$$

A pole at the origin introduces a fixed phase lag of -90°


30 • Chris Basso – APEC 2010

ON Semiconductor®



Poles and zeros at the origin

- The integration time constant changes the 0-dB crossover frequency




31 • Chris Basso – APEC 2010

ON Semiconductor®



The Right-Half-Plane Zero

- In a CCM boost, I_{out} is delivered during the off time: $I_{out} = I_d = I_L (1-D)$



- If D brutally increases, D' reduces and I_{out} drops!
- What matters is the inductor current slew-rate $\rightarrow \frac{d\langle V_L \rangle(t)}{dt}$


32 • Chris Basso – APEC 2010

ON Semiconductor®



The Right-Half-Plane Zero

- If $I_L(t)$ can rapidly change, I_{out} increases when D goes up




33 • Chris Basso – APEC 2010

ON Semiconductor®



The Right-Half-Plane Zero

- If $I_L(t)$ is limited because of a big L , I_{out} drops when D increases




34 • Chris Basso – APEC 2010

ON Semiconductor®



The Right-Half-Plane Zero

- To limit the effects of the RHPZ, limit the duty ratio slew-rate
- Chose a crossover frequency equal to 20-30% of RHPZ position
- A simple RHPZ can be easily simulated:




35 • Chris Basso – APEC 2010

ON Semiconductor®



The Right-Half-Plane Zero

- With a RHPZ we have a boost in gain but a lag in phase!



36 • Chris Basso – APEC 2010

ON Semiconductor®




Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover**
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


Combining poles and zeros

- ❑ We know that a pole lags the signal phase by -90°
- ❑ A zero boosts the signal phase by $+90^\circ$
- if we combine both in $G(s)$, we can control the phase from:
 - 0° if the pole and the zero are coincident
 - $+90^\circ$ if the pole and the zero are split far away from each other



Combining poles and zeros

- When the pole and zero are coincident ($k = 1$), no boost
- The farther they are, the greater the boost
- As the pole/zero split apart, f at which the boost peaks, changes



39 • Chris Basso – APEC 2010

ON Semiconductor®



Combining poles and zeros

- The equation where a pole and a zero are combined is:

$$G(s) = \frac{1 + \frac{s}{s_{z_1}}}{1 + \frac{s}{s_{p_1}}} = \frac{N}{D}$$

- The argument of a quotient is: $\arg N - \arg D$

$$\arg G(f) = \arctan\left(\frac{f}{f_{z_1}}\right) - \arctan\left(\frac{f}{f_{p_1}}\right)$$

- Where does the phase peak (the boost) occur?

$$\frac{d \left(\arctan\left(\frac{f}{f_{z_1}}\right) - \arctan\left(\frac{f}{f_{p_1}}\right) \right)}{df} = 0 \quad \text{Max boost occurs at:} \quad \boxed{f = \sqrt{f_{z_1} f_{p_1}}}$$


40 • Chris Basso – APEC 2010

ON Semiconductor®



Do not forget the op amp

- In reality, poles and zeros are combined with an op amp
- To reduce the static error, we need a high dc gain
- A pole at the origin is almost always part of $G(s) \rightarrow$ integrator
- An origin pole permanently lags the phase by -90°
- With the op amp, the minimum phase lag is: $-90-180 = -270^\circ$



SPICE shows a $+90^\circ$ phase rotation rather than a -270° value. Why?

Because of the modulo 2π representation:

$$\theta = -\frac{3\pi}{2} \pm k2\pi \quad k=1$$

$$\theta = \frac{-3\pi + k4\pi}{2} = \frac{\pi}{2}$$

41 • Chris Basso – APEC 2010

ON Semiconductor®



How to calculate the necessary boost?

- We know that $\arg G(s)$ lags by -270° for $s = 0$
- The arguments sum of $G(f_c)$ and $H(f_c)$ must stay away from -360°
- φ_m is the distance between $[\arg G(f_c) + \arg H(f_c)]$ and -360°

$$\arg H(f_c) - 270^\circ + BOOST - \varphi_m = -360^\circ$$

$$BOOST = \varphi_m - \arg H(f_c) - 90^\circ$$

- Assume a 4-kHz crossover frequency is wanted
- $\arg H(4k) = -68^\circ$, how much boost for a 70° phase margin?

$$BOOST = 70 + 68 - 90 = 48^\circ \implies \arg G(4k) = -270 + 48 = -222^\circ$$

- Combining the previous equations, we have:

$$f_p = \left[\tan(\text{boost}) + \sqrt{\tan^2(\text{boost}) + 1} \right] f_c = 2.6 \times 4k = 10.4 \text{ kHz}$$

$$f_z = \frac{f_c^2}{f_p} = \frac{16k}{10.4k} \approx 1.54 \text{ kHz}$$


42 • Chris Basso – APEC 2010

ON Semiconductor®



How to calculate the necessary boost?

- The pole has been placed at 10.4 kHz and the zero at 1.5 kHz



43 • Chris Basso – APEC 2010

ON Semiconductor®



How to crossover at f_c then?

- We know how to create the boost by placing 1 pole and 1 zero
- How do we now create the right gain at crossover?
- The final formula for $G(s)$ must include the 0-dB crossover pole:

$$G(s) = \frac{\left(1 + \frac{s}{s_{z_1}}\right)}{\left(\frac{s}{s_{p_o}}\left(1 + \frac{s}{s_{p_1}}\right)\right)} = \frac{\frac{s}{s_{z_1}}\left(1 + \frac{s_{z_1}}{s}\right)}{\frac{s}{s_{p_o}}\left(1 + \frac{s}{s_{p_1}}\right)} = \frac{s_{p_o}}{s_{z_1}} \cdot \frac{\left(1 + \frac{s_{z_1}}{s}\right)}{\left(1 + \frac{s}{s_{p_1}}\right)}$$

- The ratio s_{p_o}/s_{z_1} can be expressed as G_0 :

$$G(s) = G_0 \frac{\left(1 + \frac{s_{z_1}}{s}\right)}{\left(1 + \frac{s}{s_{p_1}}\right)}$$

By adjusting the 0-dB crossover pole frequency f_{p_o} , you can tailor the gain at crossover.


44 • Chris Basso – APEC 2010

ON Semiconductor®



Shift s_{po} to adjust the crossover gain

- ❑ The zero is fixed to get the proper phase boost
- ❑ By adjusting the 0-dB crossover pole position, you adjust the gain at f_c



- ❑ This so-called mid-band gain makes $T(s)$ crossover at f_c
- ❑ Always write compensator transfer function with G_0 : $G(s) = G_0 A(s)$

Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ **Compensator types**
 - ❑ Practical implementations: the op amp
 - ❑ Practical implementations: the OTA
 - ❑ Practical implementations: the TL431
 - ❑ Design examples
 - ❑ A real case study
 - ❑ Conclusion

What is a type 1 amplifier?

- In some cases, you do not need phase boost at all
 - If $\arg H(s)$ is smaller than -45° within the band of interest:

$$\arg H(f_c) - 270^\circ \leq -315^\circ \implies \varphi_m \geq 45^\circ$$

- A 45° phase margin is guaranteed

- There is an origin pole at $s = 0$

$$G(s) = -\frac{1}{s} = -\frac{s_{po}}{s} \implies G(j\omega) = j \frac{\omega_{po}}{\omega} \implies |G(f)| = \frac{f_{po}}{f}$$

$$\implies \arg G(s) = \arg(-1) - \arg\left(\frac{s/s_{po}}{0}\right) = -\pi - \arctan(\infty) = -\frac{3\pi}{2}$$

- Select f_{po} depending on the wanted gain at crossover:

$$|G(1kHz)| = 20 dB \longrightarrow |G(1kHz)| = 10^{|G|/20} = 10^1 = 10$$

$$f_{po} = 10 f_c = 10 kHz$$


47 • Chris Basso – APEC 2010

ON Semiconductor®



What Bode plot for the type 1?

- The type 1 does not provide phase boost at all



48 • Chris Basso – APEC 2010

ON Semiconductor®



What is a type 2 amplifier?

- In the vast majority of cases, phase boost is needed
- If the needed phase boost is less than 90°, a type 2 can do the job
- an origin pole plus a zero and a pole:

$$G(s) = -\frac{\left(1 + \frac{s}{s_{z_1}}\right)^{\text{factor } s/s_{z_1}}}{\frac{s}{s_{p_o}} \left(1 + \frac{s}{s_{p_1}}\right)} = -G_0 \frac{\left(1 + \frac{s_{z_1}}{s}\right)}{\left(1 + \frac{s}{s_{p_1}}\right)} \text{ with } G_0 = \frac{s_{p_o}}{s_{z_1}}$$

- The magnitude is derived as: □ The argument is found to be:

$$|G(f)| = G_0 \sqrt{\frac{1 + \left(\frac{f_{z_1}}{f}\right)^2}{1 + \left(\frac{f}{f_{p_1}}\right)^2}}$$

$$\arg G(f) = \arctan\left(-\frac{f_{z_1}}{f}\right) - \pi - \arctan\left(\frac{f}{f_{p_1}}\right)$$

$$\text{boost} = \arctan\left(f/f_{z_1}\right) - \arctan\left(f/f_{p_1}\right)$$

- The 0-dB crossover pole frequency is placed at: $f_{po} = G_0 f_{z_1}$

49 • Chris Basso – APEC 2010

ON Semiconductor®



Where to place the poles and zero?

- First, place the pole and zero for the needed phase boost
- Then adjust the origin pole 0-dB frequency at the right value
- 5-kHz crossover gain deficiency is -18 dB, required boost is +68°


$$f_{p_1} = \left[\tan(\text{boost}) + \sqrt{\tan^2(\text{boost}) + 1} \right] f_c = 5.14 \times 5k = 25.7 \text{ kHz}$$

$$f_{z_1} = \frac{f_c^2}{f_{p_1}} = \frac{25k}{25.7k} \approx 970 \text{ Hz}$$

- A +18-dB gain is necessary at 5 kHz:

$$|G(5\text{kHz})| = 18 \text{ dB} \longrightarrow |G(5\text{kHz})| = 10^{|G|/20} \approx 8$$

$$f_{po} = 8f_{z_1} = 7.8 \text{ kHz}$$




50 • Chris Basso – APEC 2010

ON Semiconductor®



What Bode plot for a type 2?

- The type 2 provides phase boost up to +90°



51 • Chris Basso – APEC 2010

ON Semiconductor®



What is a type 3 amplifier?

- Sometimes, a phase boost greater than 90° is needed
- By doubling the pole and zero, we can boost up to 180°

$$G(s) = -\frac{\left(1 + \frac{s}{s_{z_1}}\right)\left(1 + \frac{s}{s_{z_2}}\right)}{\frac{s}{s_{p_o}}\left(1 + \frac{s}{s_{p_1}}\right)\left(1 + \frac{s}{s_{p_2}}\right)} = -\frac{s_{p_o}}{s_{z_1}} \frac{\left(1 + \frac{s_{z_1}}{s}\right)\left(1 + \frac{s}{s_{z_2}}\right)}{\left(1 + \frac{s}{s_{p_1}}\right)\left(1 + \frac{s}{s_{p_2}}\right)}$$

- The magnitude is derived as:

$$|G(f)| = \frac{f_{p_o}}{f_{z_1}} \sqrt{1 + \left(\frac{f_{z_1}}{f}\right)^2} \sqrt{1 + \left(\frac{f}{f_{z_2}}\right)^2}$$

- The argument is found to be:

$$\arg G(f) = \arg N - \arg D$$

$$\begin{aligned} \arg N &= \arctan\left(-\frac{f_{z_1}}{f}\right) - \pi + \arctan\left(\frac{f}{f_{z_2}}\right) \\ \arg D &= \arctan\left(\frac{f}{f_{p_1}}\right) + \arctan\left(\frac{f}{f_{p_2}}\right) \end{aligned}$$

52 • Chris Basso – APEC 2010

ON Semiconductor®



Where to place the poles and zeros?

- ❑ Poles and zeros can be coincident (k factor) or split
- ❑ Place the double pole and the double zero to get the boost
- ❑ Then adjust the origin pole 0-dB frequency at the right value
- 5-kHz crossover gain deficiency is +10 dB, required boost is +158°
- ❑ If we consider coincident poles and zeros:


$$Boost = 2 \left[\arctan \left(\frac{f_p}{f_c} \right) - \arctan \left(\frac{f_c}{f_p} \right) \right] \quad f_c = 5 \text{ kHz} = \sqrt{f_z f_p}$$

$$f_{p_{1,2}} = \frac{f_c}{\tan \left(45 - \frac{\text{Boost}}{4} \right)} = \frac{5k}{96.3m} \approx 52 \text{ kHz} \quad f_{z_{1,2}} = \frac{f_c^2}{f_{p_{1,2}}} = \frac{25k}{52k} \approx 480 \text{ Hz}$$

- ❑ A +10-dB gain is necessary at 5 kHz:

$$|G(5\text{kHz})| = 10 \text{ dB} \longrightarrow |G(5\text{kHz})| = 10^{|G|/20} \approx 3.2$$

$$f_{po} = \frac{G_{f_c}}{f_c} \left(f_{z_{1,2}} \right)^2 \approx 147 \text{ Hz}$$




53 • Chris Basso – APEC 2010

ON Semiconductor®



What Bode plot for a type 3?

- ❑ The type 3 provides phase boost up to +180°



54 • Chris Basso – APEC 2010

ON Semiconductor®



When to use these compensators?

- ❑ **Type 1** is used where no phase boost is necessary at crossover
 - ❑ If a $45^\circ \varphi_m$ is ok, a type 1 can be used where $\arg H(f_c) < 45^\circ$.
 - Power Factor Correction circuits
 - Current mode power supplies in CCM, DCM or CrM (BCM)
 - Voltage-mode power supplies in DCM
 - ❖ Pure integrator, brings output overshoot
- ❑ **Type 2** is targeting applications where a phase boost is necessary
 - ❑ In the above examples where a φ_m larger than 45° is requested
 - ❖ Most popular choice for current mode converters
- ❑ **Type 3** is selected where a large phase boost is mandatory
 - ❑ This is the case for CCM voltage-mode converters
 - ❑ Generally, 2nd order and beyond types of transfer functions

How to implement these compensators?


- ❑ **Operational Amplifier:** most documented architecture
 - virtual ground arrangement excludes the resistive divider ratio
 - high open-loop gain for reduced static error
 - best flexibility for poles/zeros arrangement
- ❑ **Transconductance Amplifier:** mainly used in PFC circuits
 - offers a means to sense the output voltage on the feedback pin
 - ❖ less flexibility for type 3 arrangement
 - ❖ transconductance value appears in the poles/zeros equations
- ❑ **TL431:** the most popular architecture
 - combines an op amp and a reference voltage: cheapest approach
 - easy interface with an optocoupler
 - ❖ low open-loop gain
 - ❖ biasing requirements hamper its flexibility

Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp**
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


Designing the divider network

- ❑ The design starts with the divider network ratio
- ❑ Make sure enough current circulates in the bridge:
 - it improves noise immunity
 - it shields you against offset current in the op amp
 - ❖ it degrades the no-load consumption...



Type 1 with an op amp

- Type 1 is an inverting integrator providing one pole at the origin



$$G(s) = \frac{Z_f}{Z_i} = \frac{1}{sC_1R_1} = \frac{1}{sC_1R_1}$$

$$\omega_{po} = \frac{1}{R_1 C_1} \Rightarrow G(s) = -\frac{1}{s/\omega_{po}}$$

$$|G(j\omega)| = \left| j \frac{\omega_{po}}{\omega} \right| = \sqrt{\left(\frac{\omega_{po}}{\omega} \right)^2} = \frac{\omega_{po}}{\omega}$$

If you need a +21-dB gain to crossover at 4 kHz,
where to place the 0-dB crossover pole?

$$f_{po} = G_{f_c} f_c = 10^{21/20} \times 4k = 44.8 \text{ kHz}$$


Type 1 – op amp

59 • Chris Basso – APEC 2010

ON Semiconductor®



Type 1 with an op amp – Bode plot




60 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 with an op amp (full analysis)

- Type 2 keeps the origin pole but adds one zero and one extra pole



61 • Chris Basso – APEC 2010



Type 2 with an op amp (full analysis)

- In the gain expression, we have:

$$G_0 = \frac{R_2}{R_1} \frac{C_1}{C_1 + C_2} \quad \omega_z = \frac{1}{R_2 C_1} \quad \omega_p = \frac{1}{R_2 \frac{C_1 C_2}{C_1 + C_2}}$$

- As ω_z , ω_p , G_0 and R_1 are given (boost, V_{out} etc.) how to get R_2 ?

$$|G(f_c)| = G_0 \frac{\sqrt{1 + \left(\frac{f_z}{f_c}\right)^2}}{\sqrt{1 + \left(\frac{f_c}{f_p}\right)^2}} \implies R_2 = \frac{G_0 R_1 f_p}{f_p - f_z} \sqrt{\frac{\left(\frac{f_c}{f_p}\right)^2 + 1}{\left(\frac{f_z}{f_c}\right)^2 + 1}}$$

- Other component values are then extracted:

$$C_1 = \frac{1}{2\pi R_2 f_z} \quad C_2 = \frac{C_1}{2\pi f_p C_1 R_2 - 1}$$

Type 2 – op amp

62 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 with an op amp (simplified analysis)

- In most cases, C_2 is much smaller than C_1 . Therefore:

$$G(s) \approx -\frac{R_2}{R_1} \frac{1/sR_2C_1 + 1}{(1 + sR_2C_2)} = -G_0 \frac{1 + s_z/s}{1 + s/s_p}$$

$$G_0 \approx \frac{R_2}{R_1} \quad \omega_z = \frac{1}{R_2C_1} \quad \omega_p \approx \frac{1}{R_2C_2}$$

$$\left| G(f_c) \right| = \frac{R_2}{R_1} \frac{\sqrt{1 + \left(\frac{f_z}{f_c} \right)^2}}{\sqrt{1 + \left(\frac{f_c}{f_p} \right)^2}} \quad \Rightarrow \quad R_2 = G_{fc} R_1 \frac{\sqrt{\left(\frac{f_c}{f_p} \right)^2 + 1}}{\sqrt{\left(\frac{f_z}{f_c} \right)^2 + 1}}$$

Type 2 – op amp

ON Semiconductor®



63 • Chris Basso – APEC 2010

Type 2 with an op amp – design example

- You need to provide a 15-dB gain at 5 kHz with a 50° boost
- How to calculate the component values?

$$f_p = \left[\tan(\text{boost}) + \sqrt{\tan^2(\text{boost}) + 1} \right] f_c = 2.74 \times 5k = 13.7 \text{ kHz}$$

$$f_z = \frac{f_c^2}{f_p} = \frac{25k}{13.7k} \approx 1.8 \text{ kHz} \quad R_2 = \frac{G_{fc} R_1 f_p}{f_p - f_z} \frac{\sqrt{\left(\frac{f_c}{f_p} \right)^2 + 1}}{\sqrt{\left(\frac{f_z}{f_c} \right)^2 + 1}} = 64.8 \text{ k}\Omega$$

$$C_1 = \frac{1}{2\pi R_2 f_z} = 1.3 \text{ nF} \quad C_2 = \frac{C_1}{2\pi f_p C_1 R_2 - 1} = 206 \text{ pF}$$

- You can use the simplified formula in the general case
- For PFCs, C_2 is not small compared to C_1 , use full formulas


Type 2 – op amp

ON Semiconductor®



64 • Chris Basso – APEC 2010

Type 2 with an op amp – Bode plot



Type 2 – op amp


ON Semiconductor®



65 • Chris Basso – APEC 2010

Type 2 with an op amp – start-up issue

- ❑ For low bandwidth systems, capacitor values can be large
- ❑ For a PFC circuit, crossover can be as low as 20 Hz
- ❑ For a zero at 10 Hz and a pole at 40 Hz, we have:



- ❑ At power up, $V_{out} = 0$ and $R_1 \gg R_{lower}$
- ❑ V_{err} should go to the op amp V_{cc}
- ❑ Big caps are in the compensation path
- ❑ I_1 is limited by R_1 and R_{lower}
- op amp output slowly rises
- delays the full power delivery

$$I_2 = I_1 - I_3 = \frac{V_{ref}}{R_{lower}} \quad I_3 = \frac{V_{ref} - V_{out}}{R_1}$$

$$I_1(t) = \frac{V_{ref}}{R_{lower}} + \frac{V_{ref} - V_{out}(t)}{R_1} \approx \frac{V_{ref}}{R_{lower}}$$

Type 2 – op amp


ON Semiconductor®



66 • Chris Basso – APEC 2010

Type 2 with an op amp – start-up issue

- The capacitor charging acts as an inexpensive soft-start
- If too small, V_{out} rises too quickly and an overshoot appears




67 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 with op amp – a different arrangement

- In the compensator, all the current flows in C_2 , the smallest value
- Why not placing it differently then?



Type 2 – op amp

68 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 with op amp – automated calculation

A simple macro can be written to calculate all the elements around the compensator for both options.

parameters

$$R1=10k$$

$$fc=20$$

$$Gfc=-10$$

$$k=2$$

$$G=10^{-(Gfc/20)}$$

$$\pi=3.14159$$

$$fp=fc*k$$

$$fz=f/c/k$$

$$Wp=fp^2*pi$$

$$Wz=fz^2*pi$$

$$R20=R1*Wz/(Wp-Wz)$$

$$C10=1/(Wz*(R1+R20))$$

$$C20=1/(G*R1*Wz)$$


$$a=sqr((fc^2/fp^2)+1)$$

$$b=sqr((fz^2/fc^2)+1)$$

$$R2=((a/b)*G*R1*fp)/(fp-fz)$$

$$C2=C1/(C1*R2^2*pi^2*fp^2)$$

$$C1=1/(2*pi^2*R2*fz)$$




Type 2 – op amp

69 • Chris Basso – APEC 2010



Type 2, Bode plot for both solutions

- Both curves perfectly superimpose on each other




70 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 in a PFC circuit

- An average model is used to test both structures
- Start-up and transient response is studied in each case




71 • Chris Basso – APEC 2010

ON Semiconductor®



Type 2 in a PFC circuit – transient response

- The small-signal response is similar ($f_c = 20$ Hz, $\varphi_m = 60^\circ$)
- Overshoot is reduced by 5% in the second option




72 • Chris Basso – APEC 2010

ON Semiconductor®



Type 3 with an op amp (full analysis)

- Type 3 keeps the origin pole but add a zero/pole pair



73 • Chris Basso – APEC 2010

ON Semiconductor®



Type 3 with an op amp (full analysis)

- Re-write the expression in a more familiar form:

$$G(s) = -G_0 \frac{\left(1 + \frac{s_{z_1}}{s} \right) \left(1 + \frac{s}{s_{z_2}} \right)}{\left(1 + \frac{s}{s_{p_1}} \right) \left(1 + \frac{s}{s_{p_2}} \right)}$$

$$G_0 = \frac{R_2}{R_1} \frac{C_1}{C_1 + C_2} \quad \omega_{z_1} = \frac{1}{R_2 C_1} \quad \omega_{p_1} = \frac{1}{R_2 \frac{C_1 C_2}{C_1 + C_2}}$$

$$\omega_{z_2} = \frac{1}{(R_1 + R_3) C_3} \quad \omega_{p_2} = \frac{1}{R_3 C_3}$$

- As ω_{z12} , ω_{p12} , G_0 and R_1 are given (boost, V_{out} etc.) how to get R_2 ?

$$|G(f_c)| = G_0 \frac{\sqrt{1 + \left(\frac{f_{z_1}}{f_c} \right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}} \right)^2}}{\sqrt{1 + \left(\frac{f_c}{f_{p_1}} \right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}} \right)^2}} \Rightarrow R_2 = \frac{G_{f_c} R_1 f_{p_1}}{f_{p_1} - f_{z_1}} \frac{\sqrt{1 + \left(\frac{f_c}{f_{p_1}} \right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}} \right)^2}}{\sqrt{1 + \left(\frac{f_{z_1}}{f_c} \right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}} \right)^2}}$$

Type 3 – op amp

74 • Chris Basso – APEC 2010

ON Semiconductor®



Type 3 with an op amp (simplified analysis)

- Extract the rest of the elements:

$$C_1 = \frac{1}{2\pi f_{z_1} R_2} \quad C_2 = \frac{C_1}{2\pi f_{p_1} C_1 R_2 - 1} \quad C_3 = \frac{f_{p_2} - f_{z_2}}{2\pi R_{upper} f_{p_2} f_{z_2}} \quad R_3 = \frac{R_1 f_{z_2}}{f_{p_2} - f_{z_2}}$$

- In most cases, $C_2 \ll C_1$ and $R_3 \ll R_1$. Therefore:

$$G(s) \approx -\frac{R_2}{R_1} \frac{\frac{1}{sR_2C_1} + 1}{1 + sR_2C_2} \frac{sC_3R_1 + 1}{sR_3C_3 + 1} \quad C_1 = \frac{1}{2\pi f_{z_1} R_2} \quad C_2 = \frac{1}{2\pi f_{p_1} R_2} \quad C_3 = \frac{1}{2\pi f_{z_2} R_1} \quad R_3 = \frac{1}{2\pi f_{p_2} C_3}$$

$$|G(f_c)| = \frac{R_2}{R_1} \frac{\sqrt{1 + \left(\frac{f_{z_1}}{f_c}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}}\right)^2}}{\sqrt{1 + \left(\frac{f_c}{f_{p_1}}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}}\right)^2}} \quad \Rightarrow \quad R_2 = G_{fc} R_1 \frac{\sqrt{1 + \left(\frac{f_c}{f_{p_1}}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}}\right)^2}}{\sqrt{1 + \left(\frac{f_{z_1}}{f_c}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}}\right)^2}}$$

Type 3 – op amp

ON Semiconductor®



75 • Chris Basso – APEC 2010

Type 3 with an op amp – design example

- You need to provide a -10-dB gain at 5 kHz with a 145° boost
- How to calculate the component values?

$$f_{p_{1,2}} = \frac{f_c}{\tan\left(45 - \frac{\text{Boost}}{4}\right)} = \frac{5k}{154m} \approx 32.5 \text{ kHz} \quad f_{z_{1,2}} = \frac{f_c^2}{f_{p_{1,2}}} = \frac{25k}{32.5k} \approx 769 \text{ Hz}$$

$$R_2 = \frac{G_{f_c} R_1 f_{p_1}}{f_{p_1} - f_{z_1}} \frac{\sqrt{1 + \left(\frac{f_c}{f_{p_1}}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}}\right)^2}}{\sqrt{1 + \left(\frac{f_{z_1}}{f_c}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}}\right)^2}} = 498 \Omega$$

$$C_1 = 415 \text{ pF} \quad C_2 = 10 \text{ nF} \quad C_3 = 20 \text{ nF} \quad R_3 = 242 \Omega$$


Type 3 – op amp

ON Semiconductor®



76 • Chris Basso – APEC 2010

Type 3 with an op amp – Bode plot



77 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA**
- ❑ Practical implementations: the TL431
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


78 • Chris Basso – APEC 2010

ON Semiconductor®



Type 1 with an OTA

- A type 1 with an OTA involves the transconductance value gm




79 • Chris Basso – APEC 2010

ON Semiconductor®



Type 1 with an OTA – design example

- A Borderline PFC with a MC33262 controller: open-loop gain test




80 • Chris Basso – APEC 2010

ON Semiconductor®



Type 1 with an OTA – design example

- A type 1 as exemplified in the data-sheet give a weak φ_m !



$$G_{fc} = 12.6 \text{ m} \quad f_{po} = 12.6 \text{ m} \times 7 \approx 88 \text{ mHz} \longrightarrow C_1 = 560 \text{ nF}$$

Type 1 – OTA


ON Semiconductor®



81 • Chris Basso – APEC 2010

Type 2 with an OTA

- A type 2 with an OTA requires the addition of a resistor and a cap.



$$G(s) = -\frac{R_{lower}gm}{R_1 + R_{lower}} \frac{\left(R_2 + \frac{1}{sC_1} \right) \frac{1}{sC_2}}{\left(R_2 + \frac{1}{sC_1} \right) + \frac{1}{sC_2}} \longrightarrow G(s) = -\frac{R_2 C_1}{C_1 + C_2} \frac{gm R_{lower}}{R_{lower} + R_1} \frac{\sqrt{1 + (f_z/f)^2}}{\sqrt{1 + (f/f_p)^2}}$$

Ratio dependent

$$\omega_z = \frac{1}{R_2 C_1} \quad \omega_p = \frac{1}{R_2 \left(\frac{C_1 C_2}{C_1 + C_2} \right)} \quad R_2 = \frac{G_{fc} f_p}{f_p - f_z} \frac{R_{lower} + R_1}{gm R_1} \sqrt{\frac{1 + \left(\frac{f}{f_p} \right)^2}{1 + \left(\frac{f_z}{f} \right)^2}}$$

Type 2 – OTA

ON Semiconductor®




82 • Chris Basso – APEC 2010

Type 2 with an OTA – design example

- You need to provide a 15-dB gain at 5 kHz with a 50° boost
- The poles and zero position are that of the op amp design

$$R_2 = 260 \text{ k}\Omega \quad C_1 = 340 \text{ pF} \quad C_2 = 52 \text{ pF} \quad g_m = 50 \mu\text{S} \quad R_i = R_{lower} = 10 \text{ k}\Omega$$




83 • Chris Basso – APEC 2010

ON Semiconductor®



PFC response: OTA versus op amp

- The poles/zero are placed at the same location as in the op amp case




84 • Chris Basso – APEC 2010

ON Semiconductor®



Type 3 with an OTA

- A type 3 with an OTA lets you boost the phase up to 180°. In theory...



85 • Chris Basso – APEC 2010

ON Semiconductor®



Type 3 with an OTA

- The extraction of the component values leads to complicated equations

$$\omega_{z_1} = \frac{1}{R_2 C_1} \quad \omega_{z_2} = \frac{1}{C_3(R_3 + R_1)} \quad \omega_{p_1} = \frac{1}{R_2 C_2} \quad \omega_{p_2} = \frac{1}{C_3 \left(\frac{R_{lower}R_1}{R_{lower} + R_1} + R_3 \right)}$$

- First calculate R_3 but R_{lower} plays a role:
 - No virtual ground as with the op amp!

$$R_3 = \frac{f_{z_2}V_{out} - f_{p_2}V_{ref}}{V_{ref}V_{out}(f_{p_2} - f_{z_2})} R_{lower} (V_{out} - V_{ref})$$

- Then calculate R_2 to crossover at the right frequency

$$R_2 = \frac{\sqrt{(f_{p_1}^2 + f_c^2)(f_{z_1}^2 + f_c^2)(f_{p_2}^2 + f_c^2)(f_{z_2}^2 + f_c^2)}}{f_{z_2}^2 f_c^2 + f_c^4 + f_{z_1}^2 f_c^2 + f_{z_1}^2 f_{z_2}^2} \frac{f_c f_{z_2} (R_{lower} + R_1) G_{f_c}}{g m f_{p_2} f_{p_1} R_{lower}}$$

↓

$$C_1 = \frac{1}{2\pi R_2 f_{z_1}} \quad C_2 = \frac{1}{2\pi R_2 f_{p_1}} \quad C_3 = \frac{1}{f_{z_2} (R_3 + R_1)}$$

ON Semiconductor®



86 • Chris Basso – APEC 2010

Type 3 with an OTA

□ If we look at R_3 definition, its numerator can be null:

$$f_{z_2} V_{out} - f_{p_2} V_{ref} = 0$$



$$f_{z_2} > \frac{V_{ref}}{V_{out}} f_{p_2}$$

If $V_{out} = 12 \text{ V}$ and $V_{ref} = 2.5 \text{ V}$

$$f_{z_2} > \frac{f_{p_2}}{4} \quad f_{p_2} = 10 \text{ kHz}$$

If $V_{out} = 400 \text{ V}$ and $V_{ref} = 2.5 \text{ V}$

$$f_{z_2} > \frac{f_{p_2}}{160} \quad f_{p_2} = 10 \text{ kHz}$$

$$f_{z_2} > 2.5 \text{ kHz} \quad f_{z_2} > 63 \text{ Hz}$$

→ Less freedom to place the second pole and zero: limited boost!

Type 3 – OTA

ON Semiconductor®




87 • Chris Basso – APEC 2010

Type 3 with an OTA – a design example

parameters

```

Vout=12
Vref=2.5
Rlower=10k
Rupper=Rlower*(Vout-Vref)/Vref
fc=2k
Gfc=20
G=10*(-Gfc/20)
pi=3.14159
fz1=300
fz2=900
fp1=26k
fp2=4.3k
C3=1/(2*pi*fz1*Rupper)
R3 =1/(2*pi*fp2*C3)
C1=1/(2*pi*fz2*R2)
C2=1/(2*pi*(fp1*R2))
a=fc^4+fc^2*fz1^2+fc^2*fz2^2+fz1^2*fz2^2
c=fp2^2*fp1^2+fc^2*fp2^2+fc^2*fp1^2+fc^4
R2=sqrt(c/a)*G*fc*R3/fp1
gm=200u
d=(fp1^2+fc^2)*(fc^2+fz1^2) * ((fp2^2+fc^2)*(fc^2+fz2^2)
e=fz1^2*fz2^2*fz1^2*fz2^2+fc^2*fz2^2+fc^4
f=(Rlower+Rupper)*G*fz2*fc/(gm*Rlower*fp2*fp1)
R20=(sqrt(d/e)*f
R30=((fz2*Vout-fp2*Vref)/(Vref*Vout*(fp2-fz2)))*Rlower*(Vout-Vref)
C30=1/(2*pi*fz2*(R30+Rupper))
C20=1/(2*pi*R20*fp1)
C10=1/(2*pi*R20*fz1)
```



Type 3 – OTA


ON Semiconductor®



88 • Chris Basso – APEC 2010

Type 3 with an OTA – a design example

- ❑ The op amp and the OTA designs perfectly match!



89 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431**
- ❑ Design examples
- ❑ A real case study
- ❑ Conclusion


90 • Chris Basso – APEC 2010

ON Semiconductor®



The TL431 programmable zener

- The TL431 is the most popular choice in nowadays designs
- It associates an open-collector op amp and a reference voltage
- The internal circuitry is self-supplied from the cathode current
- When the R node exceeds 2.5 V, it sinks current from its cathode



- The TL431 is a shunt regulator

TL431


ON Semiconductor®



91 • Chris Basso – APEC 2010

The TL431 programmable zener

- The TL431 lends itself very well to optocoupler control



- R_{LED} connected to V_{out} offers a direct path to the LED: fast lane!

TL431


ON Semiconductor®



92 • Chris Basso – APEC 2010

The TL431 programmable zener

- At high frequencies, the TL431 ac output is zero, C_1 is a short-circuit
- R_{LED} alone fixes the fast lane gain



- R_{LED} must also leave enough headroom to the TL431: upper limit!

TL431


ON Semiconductor®



93 • Chris Basso – APEC 2010

The TL431 programmable zener

- R_{LED} cannot exceed a certain value because of bias limits
- V_{FB} must swing between $V_{CE,sat}$ and V_{cc}



ON Semiconductor®



94 • Chris Basso – APEC 2010

The TL431 – the static gain limit

- Let us assume the following design:

$$V_{out} = 5 V \quad R_{LED,max} \leq \frac{5 - 1 - 2.5}{4.8 - 0.3 + 1m \times 0.3 \times 20k} \times 20k \times 0.3$$

$$V_f = 1 V$$

$$V_{TL431,min} = 2.5 V$$

$$V_{dd} = 4.8 V$$

$$V_{CE,sat} = 300 mV$$

$$I_{bias} = 1 mA$$

$$\text{CTR}_{\min} = 0.3$$

$$R_{pullup} = 20 k\Omega$$

$$R_{LED,max} \leq 857 \Omega$$

$$G_0 > \text{CTR} \frac{R_{pullup}}{R_{LED}} > 0.3 \frac{20}{0.857} > 7 \text{ or } \approx 17 \text{ dB}$$

- In designs where R_{LED} fixes the gain, G_0 cannot be below 17 dB

You cannot “amplify” by less than 17 dB

TL431


95 • Chris Basso – APEC 2010

ON Semiconductor®



The TL431 – the static gain limit

- You must identify the areas where compensation is possible





96 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – injecting bias current

- Make sure enough current always biases the TL431: $I_{bias} > 1 \text{ mA}$
- If not, its open-loop suffers – a 10-dB difference can be observed!



$$R_{bias} = \frac{1}{1m} = 1 \text{ k}\Omega$$


TL431

97 • Chris Basso – APEC 2010



TL431 – small-signal analysis

- The TL431 is an open-collector op amp with a reference voltage
- Neglecting the LED dynamic resistance, we have:



$$I_1(s) = \frac{V_{out}(s) - V_{op}(s)}{R_{LED}}$$

$$V_{op}(s) = -V_{out}(s) \frac{sC_1}{R_i} = -V_{out}(s) \frac{1}{sR_i C_1}$$

$$I_1(s) = V_{out}(s) \frac{1}{R_{LED}} \left[1 + \frac{1}{sR_i C_1} \right]$$

We know that: $V_{FB}(s) = -CTR \cdot R_{pullup} \cdot I_1$

$$\frac{V_{FB}(s)}{V_{out}(s)} = -\frac{R_{pullup} CTR}{R_{LED}} \left[\frac{1 + sR_i C_1}{sR_i C_1} \right]$$

TL431

98 • Chris Basso – APEC 2010

ON Semiconductor®




TL431 – small-signal analysis

□ In the previous equation we have:

- ✓ a static gain $G_0 = \text{CTR} \frac{R_{\text{pullup}}}{R_{\text{LED}}}$
- ✓ a 0-dB crossover pole frequency $\omega_{po} = \frac{1}{R_i C_1}$
- ✓ a zero $\omega_{z_1} = \frac{1}{R_i C_1}$

□ We are missing a pole for the type 2!




99 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – small-signal analysis

□ The optocoupler also features a parasitic capacitor
➤ it comes in parallel with C_2 and must be accounted for




100 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – small-signal analysis

- The optocoupler must be characterized to know where its pole is



- Adjust V_{bias} to have V_{FB} at 2-3 V to be in linear region, then ac sweep
- The pole in this example is found at 4 kHz

$$C_{opto} = \frac{1}{2\pi R_{pullup} f_{pole}} = \frac{1}{6.28 \times 20k \times 4k} \approx 2 nF \quad \Rightarrow \text{Another design constraint!}$$

TL431

101 • Chris Basso – APEC 2010

ON Semiconductor®



The TL431 in a type 1 compensator

- To make a type 1 (origin pole only) neutralize the zero and the pole

$$\frac{V_{FB}(s)}{V_{out}(s)} = -\frac{R_{pullup} \text{CTR}}{R_{LED}} \left[\frac{1 + sR_1 C_1}{sR_1 C_1 (1 + sR_{pullup} C_2)} \right] \quad \omega_{po} = \frac{1}{R_1 R_{LED} C_1} \frac{1}{R_{pullup} \text{CTR}}$$

$$\Rightarrow C_1 = \frac{R_{pullup} \text{CTR}}{\omega_{po} R_1 R_{LED}}$$

$$\Rightarrow sR_1 C_1 = sR_{pullup} C_2 \quad \Rightarrow C_2 = \frac{R_1}{R_{pullup}} C_1 \quad \Rightarrow C_2 = \frac{\text{CTR}}{2\pi f_{po} R_{LED}}$$

- Once neutralized, you are left with an integrator

$$G(s) = -\frac{1}{s} \rightarrow |G(f_c)| = \frac{f_{po}}{f_c} \rightarrow f_{po} = G_{f_c} f_c \quad \Rightarrow C_2 = \frac{\text{CTR}}{2\pi G_{f_c} f_c R_{LED}}$$

TL431

102 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 1 design example

- We want a 5-dB gain at 5 kHz to stabilize the 5-V converter

$$\begin{aligned}
 V_{out} &= 5 \text{ V} \\
 V_f &= 1 \text{ V} \\
 V_{TL431,min} &= 2.5 \text{ V} \\
 V_{dd} &= 4.8 \text{ V} \\
 V_{CE,sat} &= 300 \text{ mV} \\
 I_{bias} &= 1 \text{ mA} \\
 \text{CTR}_{\min} &= 0.3 \\
 R_{pullup} &= 20 \text{ k}\Omega
 \end{aligned}
 \quad \left. \begin{aligned}
 G_{fc} &= 10^{\frac{5}{20}} = 1.77 \\
 f_c &= 5 \text{ kHz} \\
 R_i &= 10 \text{ k}\Omega \quad C_{opto} = 2 \text{ nF}
 \end{aligned} \right\} C_2 = \frac{\text{CTR}}{2\pi G_{fc} f_c R_{LED}} = \frac{0.3}{6.28 \times 1.77 \times 5k \times 728} \approx 7.4 \text{ nF}$$

$$\boxed{\Rightarrow} \quad C = 7.4n - 2n = 5.4 \text{ nF} \quad C_1 = \frac{R_{pullup}}{R_i} C_2 \approx 14.7 \text{ nF}$$

TL431

103 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 1 design example

- SPICE can simulate the design – automate elements calculations...

parameters

Vout=5

Vf=1

Vref=2.5

VCEsat=300m

Vdd=4.8

Ibias=1m

A=Vout-Vf-Vref

B=Vdd-VCEsat+Ibias*CTR*Rpullup

Rmax=(A/B)*Rpullup*CTR

Rupper=(Vout-2.5)/250u

fC=5k

Gfc=-5

G=10^(Vf-Gfc/20)

pi=3.14159

Fpo=G*fC

Rpullup=20k

RLED=Rmax*0.85

C1=Cpole1*Rpullup/Rupper


Cpole1=CTR/(2*pi*Fpo*RLED)

Cpole=Cpole1-Cpole0

Fopto=4k

Conto=1/(2*pi*Fopto*Rpullup)

CTR = 0.3



Automatic bias
point selection

104 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 1 design example

- We have a type 1 but 1.3 dB of gain is missing?



TL431


ON Semiconductor®



105 • Chris Basso – APEC 2010

TL431 type 1 design example

- The 1-kΩ resistor in parallel with the LED is an easy bias
- However, as it appears in the loop, does it affect the gain?



- Both bias and dynamic resistances have a role in the gain expression

TL431


106 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 1 design example

- A low operating current increases the dynamic resistor R_d



- Make sure you have enough LED current to keep R_d small

TL431


ON Semiconductor®



107 • Chris Basso – APEC 2010

TL431 type 1 design example

- The pullup resistor is 1 kΩ and the target now reaches 5 dB



TL431


ON Semiconductor®



108 • Chris Basso – APEC 2010

The TL431 in a type 2 compensator

- Our first equation was already a type 2 definition, we are all set!



TL431

ON Semiconductor®



109 • Chris Basso – APEC 2010

TL431 type 2 design example

- You need to provide a 15-dB gain at 5 kHz with a 50° boost
- The output voltage is 12 V
- The poles and zero position are that of the op amp design

$$G_0 = \text{CTR} \frac{R_{pullup}}{R_{LED}} = 10^{15/20} = 5.62 \quad f_p = 13.7 \text{ kHz} \quad f_z = 1.8 \text{ kHz}$$

- With a 250-µA bridge current, the divider resistor is made of:

$$R_{lower} = 2.5/250\mu\text{A} = 10 \text{ k}\Omega \quad R_i = (12 - 2.5)/250\mu\text{A} = 38 \text{ k}\Omega$$

- The pole and zero respectively depend on R_{pullup} and R_i :

$$C_2 = 1/2\pi f_p R_{pullup} = 581 \text{ pF} \quad C_1 = 1/2\pi f_z R_i = 2.3 \text{ nF}$$

- The LED resistor depends on the needed mid-band gain:

$$R_{LED} = \frac{R_{pullup} \text{CTR}}{G_0} = 1.06 \text{ k}\Omega \quad \xrightarrow{\text{ok}} \quad R_{LED,\max} \leq 4.85 \text{ k}\Omega$$

TL431

ON Semiconductor®



110 • Chris Basso – APEC 2010

TL431 type 2 design example

- ❑ The optocoupler is still at a 4-kHz frequency:

$$C_{pole} \approx 2 \text{ nF} \quad \text{Already above!}$$

- ❑ Type 2 pole capacitor calculation requires a 581-pF cap.!

➡ The bandwidth cannot be reached, reduce f_c !

- ❑ For noise purposes, we want a minimum of 100 pF for C

- ❑ With a total capacitance of 2.1 nF, the highest pole can be:

$$f_{pole} = \frac{1}{2\pi R_{pullup} C} = \frac{1}{6.28 \times 20k \times 2.1n} = 3.8 \text{ kHz}$$

- ❑ For a 50° phase boost and a 3.8-kHz pole, the crossover must be:

$$f_c = \frac{f_p}{\tan(\text{boost}) + \sqrt{\tan^2(\text{boost}) + 1}} \approx 1.4 \text{ kHz}$$

TL431

111 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 2 design example

- ❑ The zero is then simply obtained:

$$f_z = \frac{f_c^2}{f_p} = 516 \text{ Hz}$$

- ❑ We can re-derive the component values and check they are ok

$$C_2 = 1/2\pi f_p R_{pullup} = 2.1 \text{ nF} \quad C_1 = 1/2\pi f_z R_1 = 8.1 \text{ nF}$$

- ❑ Given the 2-nF optocoupler capacitor, we just add 100 pF

- ❑ In this example, $R_{LED,max}$ is 4.85 kΩ

$$G_0 > \text{CTR} \frac{R_{pullup}}{R_{LED}} > 0.3 \frac{20}{4.85} > 1.2 \text{ or } \approx 1.8 \text{ dB}$$

- ❑ You cannot use this type 2 if an attenuation is required at f_c !

TL431


112 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 2 design example

- The 1-dB gain difference is linked to R_d and the bias current




113 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – suppressing the fast lane

- The gain problem comes from the fast lane presence
- Its connection to V_{out} creates a parallel input
- The solution is to hook the LED resistor to a fixed bias




114 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – suppressing the fast lane

- The equivalent schematic becomes an open-collector op amp



115 • Chris Basso – APEC 2010


ON Semiconductor®



TL431

TL431 – suppressing the fast lane

- The small-signal ac representation puts all sources to 0



116 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 – suppressing the fast lane

- The op amp can now be wired in any configuration!
- Just keep in mind the optocoupler transmission chain

$$O(s) = \frac{R_{pullup}}{R_{LED}} \text{CTR} \frac{1}{1 + sR_{pullup}C_{pole}}$$

- Wire the op amp in type 2A version (no high frequency pole)

$$G_1(s) = \frac{1 + R_2 C_1}{s R_1 C_1}$$

- When cascaded, you obtain a type 2 with an extra gain term

$$G(s) = -\frac{\frac{R_{pullup}}{R_{LED}} \text{CTR}}{s R_1 C_1 (1 + s R_{pullup} C_{pole})} \frac{1 + R_2 C_1}{G_2}$$

TL431

ON Semiconductor®



117 • Chris Basso – APEC 2010

TL431 type 2 design example – no fast lane

- We still have a constraint on R_{LED} but only for dc bias purposes

$$R_{LED,max} \leq \frac{V_z - V_f - V_{TL431,min}}{V_{dd} - V_{CE,sat} + I_{bias} \text{CTR}_{min} R_{pullup}} R_{pullup} \text{CTR}_{min}$$

- You need to attenuate by -10-dB at 1.4 kHz with a 50° boost
- The poles and zero position are that of the previous design

$$\left. \begin{array}{l} V_z = 6.2 \text{ V} \\ V_f = 1 \text{ V} \\ V_{TL431,min} = 2.5 \text{ V} \\ V_{dd} = 4.8 \text{ V} \\ V_{CE,sat} = 300 \text{ mV} \\ I_{bias} = 1 \text{ mA} \\ \text{CTR}_{min} = 0.3 \\ R_{pullup} = 20 \text{ k}\Omega \end{array} \right\} R_{LED,max} \leq 1.5 \text{ k}\Omega \xrightarrow{\text{Apply 15% margin}} R_{LED} = 1.27 \text{ k}\Omega$$

$f_z = 516 \text{ Hz} \quad f_p = 3.8 \text{ kHz}$

TL431

ON Semiconductor®



118 • Chris Basso – APEC 2010

TL431 type 2 design example – no fast lane

- We need to account for the extra gain term:

$$G_2 = \frac{R_{pullup}}{R_{LED}} \text{CTR} = \frac{20k}{1.27k} 0.3 = 4.72$$

- The required total mid-band attenuation at 1.4 kHz is -10 dB

$$G_{f_c} = 10^{-10/20} = 0.316$$

- The mid-band gain from the type 2A is therefore:

$$G_1 = \frac{G_0}{G_2} = \frac{0.316}{4.72} = 0.067 \text{ or } -23.5 \text{ dB}$$

- Calculate R_2 for this attenuation: $R_2 = G_1 R_1 \sqrt{\frac{\left(\frac{f_c}{f_p}\right)^2 + 1}{\left(\frac{f_z}{f_c}\right)^2 + 1}} = 2.6 \text{ k}\Omega$

TL431

ON Semiconductor®



119 • Chris Basso – APEC 2010

TL431 type 2 design example – no fast lane


- An automated simulation helps to test the calculation results

parameters

```

Vout=12
Rupper=(Vout-2.5)/250u
fc=1.4k
Gfc=10
Vf=1
Ibias=1m
Vref=2.5
VCEsat=300m
Vdd=5
Vz=6.2
Rpullup=20k
Fopto=4k
Copto=1/(2*pi*Rpullup*Fopto)
CTR=0.3
G1=Rpullup*CTR/RLED
G2=10^(-Gfc/20)
G=G2/G1
pi=3.14159
fz=516
fp=3.8k
C1=1/(2*pi*fz*R2)
Cpole2=1/(2*pi*fp*Rpullup)
C2=Cpole2*Copto
a=(fz^2+fc^2)*(fp^2+fc^2)
c=(fz^2+fc^2)
R2=(sqrt(a)/c)*G*fz*Rupper/fp
Rmax1=(Vz-Vf-Vref)
Rmax2=(Vdd-VCEsat+Ibias*(Rpullup*CTR))
RLED=Rmax1/Rmax2*Rpullup*CTR*0.85

```



TL431


ON Semiconductor®



120 • Chris Basso – APEC 2010

TL431 type 2 design example – no fast lane

- The simulation results confirm the calculations are ok



121 • Chris Basso – APEC 2010


ON Semiconductor®



TL431

The TL431 in a type 3 compensator

- The type 3 with a TL431 is difficult to put in practice



- Suppress the fast lane for an easier implementation!

122 • Chris Basso – APEC 2010


ON Semiconductor®



TL431

The TL431 in a type 3 compensator

- ❑ Once the fast lane is removed, you have a classical configuration



123 • Chris Basso – APEC 2010

ON Semiconductor®

ON

TL431 type 3 design example – no fast lane

- We want to provide a 10-dB attenuation at 1 kHz
 - The phase boost needs to be of 120°
 - place the double pole at 3.7 kHz and the double zero at 268 Hz
 - Calculate the maximum LED resistor you can accept, apply margin

$$R_{LED,max} \leq \frac{V_z - V_f - V_{TL431,min}}{V_{dd} - V_{CE,sat} + I_{bias} \cdot CTR_{min} \cdot R_{pullup}} \cdot R_{pullup} \cdot CTR_{min} \leq 1.5 \text{ k}\Omega \xrightarrow{\times 0.85} 1.3 \text{ k}\Omega$$

- We need to account for the extra gain term:

$$G_2 = \frac{R_{pullup}}{R_{LED}} \text{CTR} = \frac{20\text{k}}{1.3\text{k}} 0.3 = 4.6$$

- The required total mid-band attenuation at 1 kHz is -10 dB

$$G_f = 10^{-10/20} = 0.316$$

TL431

© 2010 Best Buy

ON

TL431 type 3 design example – no fast lane

- The mid-band gain from the type 3 is therefore:

$$G_1 = \frac{G_0}{G_2} = \frac{0.316}{4.6} = 0.068 \text{ or } -23.3 \text{ dB}$$

- Calculate R_2 for this attenuation:

$$R_2 = \frac{G_1 R_1 f_{p_1}}{f_{p_1} - f_{z_1}} \sqrt{\frac{1 + \left(\frac{f_c}{f_{p_1}}\right)^2}{1 + \left(\frac{f_{z_1}}{f_c}\right)^2}} \sqrt{\frac{1 + \left(\frac{f_c}{f_{p_2}}\right)^2}{1 + \left(\frac{f_c}{f_{z_2}}\right)^2}} = 744 \Omega$$

$$C_1 = 800 \text{ nF} \quad C_2 = 148 \text{ pF} \quad C_3 = 14.5 \text{ nF} \quad C_{opto} = 2 \text{ nF}$$

- The optocoupler pole limits the upper double pole position
- The maximum boost therefore depends on the crossover frequency


125 • Chris Basso – APEC 2010

ON Semiconductor®



TL431 type 3 design example – no fast lane

- The decoupling between V_{out} and V_{bias} affects the curves





126 • Chris Basso – APEC 2010

ON Semiconductor®



Pushing the opto pole with the cascode

- ❑ The optocoupler pole is clearly a limiting factor
- ❑ A possibility exists to push its position to a higher region
- The cascode fixes the optocoupler collector potential
- It neutralizes the Miller capacitance of the optocoupler



SFH615A-2


127 • Chris Basso – APEC 2010

ON Semiconductor®



Testing the TL431 fast lane structures

- ❑ Simulations are a good indication, but lab. results are better →
- ❑ The TL431 needs to be exactly biased at V_{out} to ac sweep it
- ❑ A simple low-bandwidth op amp can do the job!




128 • Chris Basso – APEC 2010

ON Semiconductor®



Testing the TL431 fast lane structures

- The results confirm the calculation procedures: a type 2




129 • Chris Basso – APEC 2010

ON Semiconductor®



Testing the TL431 fast lane structures

- The results confirm the calculation procedures: a type 3



130 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- ❑ Feedback generalities
- ❑ The divider and the virtual ground
- ❑ Phase margin and crossover
- ❑ Poles and zeros
- ❑ Boosting the phase at crossover
- ❑ Compensator types
- ❑ Practical implementations: the op amp
- ❑ Practical implementations: the OTA
- ❑ Practical implementations: the TL431
- ❑ Design examples**
- ❑ A real case study
- ❑ Conclusion


131 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 1 – a single-stage PFC

- ❑ The single-stage PFC is often used in LED applications
- ❑ It combines isolation, current-regulation and power factor correction
- ❑ Here, a constant on-time BCM controller, the **NCP1608**, is used




132 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 1 – a single-stage PFC

- Once the converter elements are known, ac-sweep the circuit
- Select a crossover low enough to reject the ripple, e.g. 20 Hz





133 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 1 – a single-stage PFC

- Given the low phase lag, a type 1 can be chosen
- Use the type 2 with fast lane removal where f_p and f_z are coincident




134 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 1 – a single-stage PFC

- ❑ A transient simulation helps to test the system stability



136 • Chris Basso – APEC 2010


ON Semiconductor®



Design Example 2 – a 300-W PFC

- ❑ A CCM PFC is delivering 300 W in universal mains
- ❑ Use an average model to plot its transfer function

```
Rupper=(Vout-2.5)/100u
Rlower=2.5/100u
gm=200u
fc=20
Gf=36
boost=50
gm=200u
G=10^(Gf/20)
pi=3.14159
fp=(tan(boost*pi/180)+sqrt((tan(boost*pi/180))^2+1))*fc
fz=fc^2/fp
a=sqrt((fp^2/fc^2)+1)
b=sqrt((fz^2/fc^2)+1)
R2=(G*fz*(Rupper+Rlower)/((Rlower*gm)*(fp-fz)))*(a/b)
C1=1/(2*pi*fz*R2)
C2=C1/(2*pi*fz*R2-1)
```




136 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 2 – a 300-W PFC

- Select the bandwidth at high line: 20 Hz




137 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 2 – a 300-W PFC

- Use a type 2 configuration and boost by 50°




138 • Chris Basso – APEC 2010

ON Semiconductor®



Design Example 2 – a 300-W PFC

- Test the transient response and see dynamic enhancer effects



139 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- We want to stabilize a 20-W DCM adapter
- $V_{in} = 85$ to 265 V rms, $V_{out} = 12$ V/1.7 A
- $F_{sw} = 65$ kHz, $R_{pullup} = 20$ k Ω
- Optocoupler is SFH-615A, pole is at 6 kHz
- Cross over target is 1 kHz
- Selected controller: NCP1216

- Obtain a power stage open-loop Bode plot, $H(s)$
- Look for gain and phase values at cross over
- Compensate gain and build phase at crossover, $G(s)$
- Run a loop gain analysis to check for margins, $T(s)$
- Test transient responses in various conditions


140 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- Capture a SPICE schematic with an averaged model



- Look for the bias points values: $V_{out} = 12 \text{ V}$, ok


141 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- Observe the open-loop Bode plot and select f_c : 1 kHz




142 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- Apply k factor or other method, get f_z and f_p
- $f_z = 3.5 \text{ kHz}$ $f_p = 4.5 \text{ kHz}$




143 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- Check loop gain and watch phase margin at f_z




144 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 3: a DCM flyback converter

- Sweep ESR values and check margins again




145 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- We have designed a 5-V/20-A telecom input converter
- We use the NCP1252, fixed-frequency current-mode



- We need high dc gain, an op amp is adopted, $f_c = 10 \text{ kHz}$


146 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- Despite the op amp, we still have a fast lane issue!



$$I_{LED}(s) = \frac{V_{out}(s) - V_{opamp}(s)}{R_{LED}} \longrightarrow \frac{V_{FB}(s)}{V_{out}(s)} = -\frac{R_{pullup} \text{CTR}}{R_{LED}} \left[\frac{1 + sR_1 C_1}{sR_1 C_1 (1 + sR_{pullup} C_2)} \right]$$

147 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- The LED resistor still limits the gain you can get:

$$R_{LED,max} \leq \frac{V_{out} - V_f - V_{opamp,min}}{V_{dd} - V_{CE,sat}} R_{pullup} \text{CTR}_{min}$$

$$\left. \begin{array}{l} V_{out} = 5 \text{ V} \\ V_f = 1 \text{ V} \\ V_{opamp,min} = 150 \text{ mV} \\ V_{dd} = 4.8 \text{ V} \\ V_{CE,sat} = 300 \text{ mV} \\ \text{CTR}_{min} = 0.5 \\ R_{pullup} = 3.3 \text{ k}\Omega \end{array} \right\} R_{LED,max} \leq 1.4 \text{ k}\Omega$$

- In this case, we cannot provide less than:

$$G_0 = \frac{R_{pullup} \text{CTR}}{R_{LED}} = \frac{3.3k \times 0.5}{1.4k} = 1.17 = 1.4 \text{ dB}$$


148 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- Build an average model to extract $H(s)$




149 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- From the power stage Bode plot, extract the data at f_c




150 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- Check the impact on parameters such CTR, ESR etc.




151 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- The CTR variation induces an upper crossover of 23 kHz
- This is an aggressive target, prone to collecting noise
- Better reduce the initial crossover to limit f_c to $\approx 15 \text{ kHz}$




152 • Chris Basso – APEC 2010

ON Semiconductor®



Design example 4: a CCM forward converter

- The opto wired to the ground, the fast lane goes away



- The control phase is reversed, watch for the right polarity!

153 • Chris Basso – APEC 2010

ON Semiconductor®



Agenda

- Feedback generalities
- The divider and the virtual ground
- Phase margin and crossover
- Poles and zeros
- Boosting the phase at crossover
- Various compensator types
- Practical implementations: the op amp
- Practical implementations: the OTA
- Practical implementations: the TL431
- Design examples
- A real case study**
- Conclusion


154 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- A 19-V/3-A converter is built around an UC3843



- The converter operates in CCM at full load low line


155 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- Use an auto-toggling current-mode average model




156 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- $H(s)$ alone can be measured without loop opening





157 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- For closed-loop measurements, a transformer is the solution



$$|T(s)| = 20 \log_{10} \frac{V_B}{V_A}$$

- Make sure $Z_{out} \ll Z_{in}$ to avoid gain errors

158 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X




CCM operation, $R_{load} = 6.3 \Omega$

ON Semiconductor®



159 • Chris Basso – APEC 2010

A real-case example with a UC384X



DCM operation, $R_{load} = 20 \Omega$


ON Semiconductor®



160 • Chris Basso – APEC 2010

A real-case example with a UC384X

- Select the crossover point on the open-loop Bode plot




161 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- The TL431 is tailored to pass a 1-kHz bandwidth



Calculate mid-band gain: +18 dB

$$R_{LED} = \frac{R_{pullup} \text{CTR}}{\frac{18}{10^{20}}} = \frac{4.7k \times 0.45}{7.94} = 266 \Omega$$

We place a zero at 300 Hz:

$$C_{zero} = \frac{1}{2\pi f_{zero} R_1} = \frac{1}{6.28 \times 300 \times 66k} = 8 nF$$

We place a pole at 3.3 kHz:

$$C_{pole} = \frac{1}{2\pi f_{pole} R_{pulldown}} = \frac{1}{6.28 \times 3.3k \times 4.7k} = 10 nF$$

↓
k factor method

"Switch-Mode Power Supplies: SPICE Simulations and Practical Designs", McGraw-Hill


162 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- Sweep extreme voltages and loads as well!




163 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X




164 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X




165 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- Good agreement between curves!




166 • Chris Basso – APEC 2010

ON Semiconductor®



A real-case example with a UC384X

- DCM operation at high line is also stable




$V_{in} = 330$ V
DCM
0.5 to 1 A
1 A/ μ s

ON Semiconductor®



Conclusion

- We have seen how to apply loop theory to a switching converter
- Classical type 1, 2 and 3 compensators have been covered
- Their implementation with op amps, OTAs and TL431 studied
- Op amps are the most flexible, OTAs and TL431 have limits
- In isolated supplies, the optocoupler affects the transmission chain
- Design examples showed the power of averaged models
- Use them to extensively test the loop stability (sweep ESRs etc.)
- Applying these recipes is key to design success!



168 • Chris Basso – APEC 2010

ON Semiconductor®

