

V0.2

CoolGaN[™] Integrated Power Stage IGI60F0014A1L

140 m Ω / 600 V GaN power switch with robust, fast and accurate isolated gate driver

Features

- 600 V GaN switch (140 m Ω typ. / 190 m Ω max. R_{dson}) with dedicated functional isolated gate driver
 - source / sink peak driving current 1 A / 2 A
 - gate resistors for flexible turn-on / -off speed (EMI reduction)
 - coupling capacitor C_C enables programmable negative gate drive voltage for safe "off" state
 - gate resistor R_{ss} for programmable on-state gate current (typ. 5 mA)
- Standard logic input levels compatible with digital controllers
- Wide range for both input and output driver supply voltage
- Fast input-to-output propagation (47 ns typ.) with low variation
- Galvanic input-to-output isolation based on robust coreless transformer technology
- Gate driver with very high common mode transient immunity (CMTI) > 150 V/ns
- 1200 V input-to-output isolation
- Thermally enhanced 8 x 8 mm QFN-21 package with large exposed pad

Description

IGI60F0014A1L combines a single channel 140 mΩ (typ.) / 600 V enhancement-mode CoolGaNTM switch with a dedicated gate driver in a thermally enhanced 8 x 8 mm QFN-21 package. Due to the galvanic functional isolation between input and output the power stage is able to cover a broad spectrum of applications and topologies.

Infineon's CoolGaNTM and related power switches provide a very robust gate structure that requires a small continuous gate current of a few mA in the steady "on"-state. However, this guarantees optimized driving under any operating conditions and always results in a minimized R_{dson}, regardless of temperature and process parameter variations or switch current level. Because of the GaN-specific low threshold voltage and extremely fast switching, a negative gate drive voltage is required during hard-switching transients to avoid spurious turn-on effects. The external passive SMD components (RRC) in the gate loop fulfil this task without the need for a permanent negative supply voltage and besides enable easy adaptation to different applications (low/medium power, hard/soft switching).

The driver utilizes on-chip coreless transformer EiceDriver™ technology (CT) to achieve isolation and level-shifting of the PWM signal to the high side. CT achieves excellent robustness with fast switching transients up to 150 V/ns.




Figure 1 **Typical Application**

Preliminary Datasheet



Potential Application Segments

- Consumer and server SMPS power supplies
- Uninterruptable power supplies
- Power adapters and fast chargers

Potential Power Topologies

- Digital controller based AC/DC, DC/DC and DC/AC topologies
- LLC or LCC resonant converters
- Single or interleaved synchronous buck or boost converter
- Low-to-medium power bridgeless boost PFC
- Single-phase or interleaved Totem Pole PFC
- High-frequency bidirectional dual active bridge

Product Versions

Table 1 CoolGaN™ power stage product overview

Part Number	OPN	Package	R _{dson,typ.} / R _{dson,max} . @ 25 °C	Isolation class	Working voltage
IGI60F0014A1L		QFN-21 8 x 8 mm	140 m Ω / 190 m Ω	functional	600 V



Table of contents

Table	e of contents	3
1	Pin configuration and description	4
2	Functional description	5
2.1	Block Diagram	5
2.2	Power supply	6
2.2.1	Driver input supply voltage	6
2.2.2	Driver output supply voltage	6
2.3	Driver output	6
2.4	Undervoltage Lockout (UVLO)	6
2.5	Start-up and active clamping	7
2.6	CT Communication and Data Transmission	7
2.7	CoolGaN output stage	7
3	Characteristics	8
3.1	Absolute maximum ratings	8
3.2	Thermal characteristics	9
3.3	Operating range	g
3.4	Electrical characteristics	10
3.5	Timing diagram and test circuit	13
4	Driving CoolGaN™ HEMTs	14
5	Typical characteristics	16
6	Application circuit	21
7	Layout guidelines	22
8	Package information	23
Revis	sion history	24



1 Pin configuration and description




Figure 2 Pin configuration and exposed for QFN-21 8 x 8 mm package, top view (not to scale)

Table 2 Pin description

Pin No.	Symbol	Description			
1, 2, 20, 21	D	Drain connection GaN switch			
3 – 8, 14	S	Source connection GaN switch			
9	SK	Kelvin source connection GaN switch			
10	G	Gate connection GaN switch			
11	OUTSNK	Driver output sink (connects to S)			
12	OUTSRC	Driver output source (connects to VDD)			
13	VDD	Driver supply voltage (typ. 8 V)			
15, 19	GNDI	Ground connection of driver input stage			
16	VDDI	Supply voltage driver input stage			
17	IN	Input signal (default state Low); controls GaN switch			
18	18 /ENABLE Input signal (default state High – driver output set to Low state); logic Low required to activate driver output				



2 Functional description

2.1 Block Diagram

A simplified functional block diagram of the GaN Power Stage is given in Fig. 5. For level-shifting of the input signal to a high-side switch an on-chip coreless transformer (CT) is utilized, resulting in a galvanic input-to-output isolation.




Figure 3 Block Diagram IGI60F0014A1L



2.2 Power supply

Basically the Power Stage requires two supply voltages: a μ Controller ground-related V_{DDI} (3 to 15 V) for the driver input circuitry and a source-related V_{DD} (8 to 12 V) as the gate drive supply. In low-side applications usually a single 8 V supply voltage can be used for both V_{DDI} and V_{DD} . Operation as a high-side switch, however, requires a floating gate driver supply. In applications with moderate duty cycle variations (e. g. LLC), this high-side supply voltage can be generated from the ground-related one via bootstrapping.

Independent Undervoltage Lockout (UVLO) functions for both supply voltages ensure a defined start-up and robust functionality under all operating conditions.

2.2.1 Driver input supply voltage

The driver input die is supplied via V_{DDI} . Any applied voltage up to 15 V is regulated by an internal LDO to 3.3V. A ceramic bypass capacitance C_{VDDI} of typ. 100 nF has to be placed close to pin VDDI. The Undervoltage Lockout threshold, defining the minimum V_{DDI} , is set to typically 2.85 V.

Power consumption to some extent depends on switching frequency, as the input signal is converted into a train of repetitive current pulses to drive the CT. Due to the chosen robust encoding scheme the average pulse repetition rate and thus the average supply current depends on the switching frequency f_{sw} . However, for f_{sw} < 500 kHz this effect is very small.

2.2.2 Driver output supply voltage

The output stage has to be supplied by a voltage V_{DD} of typically 8 V related to the source of the GaN switch. In low-side applications V_{DD} can be ground-related. A ceramic bypass capacitance C_{VDD} of typ. 100 nF has to be placed close to pin VDD. The minimum operating supply voltage is defined by the implemented undervoltage lockout function (see chapter 2.4).

2.3 Driver output

The rail-to-rail driver output stage realized with complementary MOS transistors is able to provide a typical 1 A sourcing and 2 A sinking current. This is by far sufficient when driving a GaN HEMT due to the low gate charge of only 3 nC. In addition, the relatively low driver output resistance is beneficial, too. With an R_{on} of 3.1 Ω for the sourcig pMOS and 1.2 Ω for the sinking nMOS transistor the driver can be considered as nearly ideal. The gate drive parameters can thus be determined easily and accurately by the external components as described in chapter 4. The p-channel sourcing transistor allows real rail-to-rail behavior without suffering from a source follower's voltage drop.

2.4 Undervoltage Lockout (UVLO)

The Undervoltage Lockout function ensures that the gate drive outputs can be switched to their high level only, if both input and output supply voltages exceed the corresponding UVLO threshold voltages. Thus it can be guaranteed that the GaN switches are in "off" state, if the driving voltage is too low for complete and fast switching-on, thereby avoiding excessive power dissipation and keeping the switch transistors within their safe operating area (SOA).

The UVLO level for the output supply voltage V_{DD} is set to a typical "on"-value of 4.2 V (with 0.3 V hysteresis), whereas UVLO_{in} for V_{DDI} is set to 2.85 V with 0.15 V hysteresis.



2.5 Start-up and active clamping

Special attention has been paid to cover all possible operating conditions, like start-up or arbitrary supply voltage situations:

- if V_{DDI} drops below UVLO_{in}, a "switch-to-low" command is sent to the gate driver output
- for V_{DD} lower than the respective output UVLO level, a new fast active clamping circuit provides a low-impedance path from the gate driver output to the source of the GaN switch. As soon as the output voltage exceeds a low threshold level (typ. below 1 V), the clamp is activated within approximately 20 ns.

As the result, safe operation of the GaN Power Stage can be guaranteed under any circumstances.

2.6 CT Communication and Data Transmission

A Coreless Transformer (CT) based communication module is used for PWM signal transfer between input and output. A proven high-resolution pulse repetition scheme in the transmitter combined with a watchdog time-out at the receiver side enables recovery from communication fails and ensures safe system shut-down in failure cases.

2.7 CoolGaN output stage

The 600 V CoolGaNTM switch of type IGx60R190 is characterized by a typical R_{dson} of 140 m Ω @ 25 °C. And thanks to the current driving concept, this value increases by a comparably moderate 85 % @ 150 °C. As typical for GaN, gate and output charges are very small (3 and 16 nC, resp.) and there is no reverse recovery charge due to the lack of a physical body diode.



3 Characteristics

3.1 Absolute maximum ratings

The absolute maximum ratings are listed in Table 3. Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Absolute maximum ratings

Parameter	Symbol	Val	ues	Unit	Note or Test Conditions	
		Min.	Max.			
Drain-to-source voltage continuous	V _{DS}		600	V	V _{GS} = 0 V	
Drain-to-source voltage pulsed	V _{DS} ,pulse		750	V	T _J = 25°C, V _{GS} <= 0 V, cumulated stress time < 1h	
			650	V	T _J = 125°C, V _{GS} <= 0 V, cumulated stress time < 1h	
Continuous drain current	I _D		12.5	Α	T _{Case} = 25°C	
			5.5	Α	T _{Case} = 125°C (see Fig. 8)	
Pulsed drain current	I _{D,pulse}		23	Α	T _{Case} = 25°C	
			13	Α	T _{Case} = 125°C (see Fig. 8)	
Supply voltage input chip	V _{DDI}	-0.3	17	V		
Supply voltage output chips	V _{DD}	-0.3	22	V		
Voltage at pins IN and ENABLE	V _{IN}	-0.3	17	V		
Voltage at pin OUT	Vouт	-0.3	V _{DD} + 0.3	V		
Junction temperature	TJ	- 40	150	°C		
Storage temperature	Ts	-65	150	°C		
Soldering temperature		-	260	°C	reflow/wave soldering ¹	
ESD capability	V _{ESD_HBM}	-	2	kV	Human Body Model ²	
	Vesd_cdm	-	0.5	kV	Charged Device Model ³	

¹acc. to JESD22A111

 $^{^{2}\}text{acc.}$ to EIA/JESD22-A114-B (discharging 100 pF capacitor through 1.5 $k\Omega$ resistor)



3.2 Thermal characteristics

Table 4 Thermal characteristics

Parameter	Symbol	Values		Values		Symbol V		Values Uni		Values		Note or Test
		Min.	Тур.	Max.		Conditions						
Thermal resistance junction- case	R _{th} JC		t.b.d.		K/W							

3.3 Operating range

Table 5 Operating range

Parameter	Symbol		Unit	Note or Test		
		Min.	Тур.	Max.		Conditions
Input supply voltage	V _{DDI}	3		15	V	
Driver output supply voltage	V _{DD}	5.5	8	201	V	min. defined by UVLO _{out}
Logic input voltage at pins IN and /ENABLE	Vin	-0.3		15	V	
Ambient temperature	Та	-40		125	°C	
Junction temperature	TJ	-40		150 ²	°C	

 $^{^{1}}$ VDD < 12 V recommended

 $^{^{\}rm 2}$ continuous operation above 125 °C may reduce lifetime



3.4 Electrical characteristics

Unless otherwise noted, min/max values of characteristics are the lower and upper limits, resp. They are valid within the full operating range. Typical values are given at $T_J = 25$ °C with $V_{DDI} = V_{DD} = 8$ V.

Table 6 Power supply

Parameter	Symbol		Values		Unit	Note or Test
		Min.	Тур.	Max.		Conditions
V _{DDI} quiescent current	I_{VDDIqu}		1.4		mA	no switching
V _{DD} quiescent current	I_{VDDqu}		0.7		mA	no switching
Undervoltage Lockout input (UVLO _{in}) turn-on threshold	UVLOin	2.75	2.85	2.95	V	
UVLO _{in} turn-off threshold	UVLO _{in-}	-	2.7	-	V	
UVLO _{in} threshold hysteresis	ΔUVLOin	0.1	0.15	0.2	V	
Undervoltage Lockout outputs (UVLO _{out}) turn-on threshold	UVLO _{out}	4.0	4.2	4.4	V V	
UVLO _{out} turn-off threshold	UVLO _{out-}	-	3.9	-	V	
UVLO _{out} threshold hysteresis	ΔUVLOout	0.2	0.3	0.4	V	

Table 7 Logic inputs IN and /ENABLE

Parameter	Symbol Values					Note or Test
		Min.	Тур.	Max.		Conditions
Input voltage threshold for transition LH	Vinh	1.7	2.0	2.3	V	independent of V _{DDI}
Input voltage threshold for transition HL	VINL	-	1.2	-	V	independent of V _{DDI}
Input voltage threshold hysteresis	V _{IN_hys}	0.4	0.8	1.2	V	
Input pull down resistor (IN)	Rin		75		kΩ	
Input pull up resistor (/ENABLE)	R _{ENA}		75		kΩ	



 Table 8
 Static gate driver output characteristics

Parameter	Symbol		Values		Unit	Note or Test
		Min.	Тур.	Max.		Conditions
High-level (sourcing) output	Ron	1.4	3.1		Ω	T _J = 25 °C
resistance				5.8	Ω	T _J = 150 °C
Peak sourcing output current	I _{src,pk}		1		Α	actively limited to 1.3 A
Low-level (sinking) output	Roff	0.6	1.2		Ω	T _J = 25 °C
resistance				2.5	Ω	T _J = 150 °C
Peak sinking output current	I _{snk,pk}		-2		Α	actively limited to -2.6 A
Active clamp threshold voltage	V _{clmp}		1		V	

 Table 9
 Output characteristics GaN switch

Parameter	Symbol		Values		Unit		
		Min.	Тур.	Max.		Conditions	
Drain-source on-resistance	R _{dson}		140	190	mΩ	T _J = 25 °C	
			260		mΩ	T _J = 150 °C	
Drain-source leakage current	I _{leak}		0.4		μΑ	V _{DS} = 600 V, T _J = 25 °C	
			8		μΑ	V _{DS} = 600 V, T _J = 150 °C	
Gate charge	Qg		3.2		nC	$I_G = 0$ to 3.8 mA, $V_D = 400 \text{ V}, I_D = 5 \text{ A}$	
Output charge	Qoss		16		nC		
Reverse recovery charge	Qrr		0		nC		



Table 10 Dynamic Characteristics¹ (see Fig. 4, 5)

Parameter	Symbol		Unit	Note or Test		
		Min.	Тур.	Max.		Conditions
Input (IN, /ENABLE) to switching node D propagation delay "on"	tpDon		47		ns	$R_{tr} = 50 \Omega$
Input (IN, /ENABLE) to switching node D propagation delay "off"	tPDoff		47		ns	I _{load} = 2 A
Rise time at node D	t _{rise}		6		ns	10 % to 90 %
Fall time at node D	t _{fall}		5		ns	90 % to 10 %
Minimum input pulse width that changes output state	t _{PW}		18		ns	

Table 11 Functional isolation input-to-output

Parameter	Symbol		Values		Unit	Note or Test Conditions
		Min.	Тур.	Max.		
Input-to-output isolation voltage	Viso	1200	-	-	V _{DC}	production test > 10 ms
Package clearance	CLR	-	1.9	-	mm	shortest distance over air, from any input pin to any output pin
Package creepage	CPG	-	1.9	-	mm	shortest distance over surface, from any input pin to any output pin
Common Mode Transient Immunity	CMTI	150	-	-	V/ns	acc. to DIN V VDE V0884- 10, static and dynamic test

Table 12 Package characteristics

Parameter	Symbol	Values			Unit	Note or Test Conditions
		Min.	Тур.	Max.		
Comparative Tracking Index of package mold	CTI	400	-	600	V	according to DIN EN 60112 (VDE 0303-11)
Material group	-	-	2	-	-	according to IEC 60112

 $^{^{\}rm 1}\,\mbox{Verified}$ by design / characterization, not tested in production



3.5 Timing diagram and test circuit

Figure 4 depicts rise, fall and delay times measured at the drain node of the GaN switch.




Figure 4 Propagation delay, rise and fall time

Figure 5 shows the associated test circuit. The power stage is operated in a boost configuration at a constant current I_{load} . In this so-called double-pulse arrangement I_{load} is determined by the high-voltage supply (400 V), the output inductance and the length of the first "on"-phase of the IN-signal. The specified delay and transient times are related to an I_{load} value of 2 A (particularly the "off" transient strongly depends on this current).




Figure 5 Test circuit



4 Driving CoolGaN™ HEMTs

Although gallium nitride high electron mobility transistors (GaN HEMTs) with ohmic connection to a pGaN gate are robust enhancement-mode ("normally-on") devices, they differ significantly from MOSFETs. The gate module is not isolated from the channel, but behaves like a diode with a forward voltage V_F of 3 to 4 V. Equivalent circuit and typical gate input characteristic are given in Fig. 6. In the steady "on" state a continuous gate current is required to achieve stable operating conditions. The switch is "normally-off", but the threshold voltage V_{th} is rather low (~ +1 V). This is why in many applications a negative gate voltage $-V_N$, typically in the range of several Volts, is required to safely keep the switch "off" (Fig. 3b).




Figure 6 Equivalent circuit (a) and gate input characteristics (b) of typical normally-off GaN HEMT

Obviously the transistor in Fig. 6 cannot be driven like a conventional MOSFET due to the need for a steady-state "on" current I_{ss} and a negative "off" voltage $-V_N$. While an I_{ss} of a few mA is sufficient, fast switching transients require gate charging currents I_{on} and I_{off} in the 1 A range. To avoid a dedicated driver with 2 separate "on" paths and bipolar supply voltage, the solution depicted in Fig. 7 is usually chosen, combining a standard gate driver with a passive RC circuit to achieve the intended behavior. The high-current paths containing the small gate resistors R_{on} and R_{off} , respectively, are connected to the gate via a coupling capacitance C_C . C_C is chosen to have no significant effect on the dynamic gate currents I_{on} and I_{off} . In parallel to the high-current charging path the much larger resistor R_{ss} forms a direct gate connection to continuously deliver the small steady-state gate current I_{ss} . In addition, C_C can be used to generate a negative gate voltage. Obviously, in the "on" state C_C is charged to the difference of driver supply V_{DD} and diode voltage V_F . When switching off, this charge is redistributed between C_C and C_{GS} and causes an initial negative V_{GS} of value

$$-V_N = -\frac{C_C \cdot (V_{DD} - V_F) - Q_{Geq}}{C_C + C_{GS}}$$

with Q_{Geq} denoting an equivalent switching gate charge ($Q_{Geq} = Q_{GS} \sim 0.5$ nC for a hard-switching and $Q_{Geq} \sim Q_{GS} + Q_{GD} = 3$ nC for a soft-switching system). V_N can thus be controlled by proper choice of V_{DD} and C_C . During the "off" state the negative V_{GS} decreases, as C_C is discharged via R_{SS} . The associated time constant cannot be chosen independently, but is related to the steady-state current and is typically in the 1 μ s range. The negative gate voltage at the end of the "off" phase (V_{Nf} in Fig. 7b) thus depends on the "off" duration. It lowers the effective driver voltage for the following switching-on event, resulting in a slight dependence of switching dynamics on frequency and duty cycle. However, in most applications the impact of this effect is negligible.



Another situation requires attention, too. If there is by any reason a longer period with both switches of a half-bridge in "off"-state (e.g. during system start-up, burst mode operation etc.), both capacitors C_C will be discharged. That means, for the first switching pulse after such an extended non-switching period no negative voltage is available. To avoid instabilities due to spurious turn-on effects in such a situation, C_C should not be chosen lower than 1.5 nF.




Figure 7 Equivalent circuit of GaN switch with RC gate drive (a) and gate-to-source voltage V_{GS} (b)

In the topology of Fig. 7 a single resistor R_{tr} is responsible for setting the maximum transient charging and discharging current. This is often acceptable. If it is not, an additional resistor R_{off} with series diode in parallel with R_{tr} can be used to realize different impedances for "on" and "off" transients, respectively.

All relevant driving parameters are thus easily programmable by choosing V_{DD} , R_{ss} , R_{tr} , R_{off} and C_{C} according to the relations

$$-V_N = -\frac{C_C \cdot (V_{DD} - V_F) - Q_{Geq}}{C_C + C_{GS}}$$

$$I_{SS} = \frac{V_{DD} - V_F}{R_{SS}}, \qquad I_{on,max} = \frac{V_{DD} \cdot (R_{off} + R_{tr})}{R_{off} \cdot R_{tr}}, \qquad I_{off,max} = \frac{V_{th} + V_N}{R_{off}}$$

$$(1)$$

Typical recommended values are

 $V_{DD} = 8 V$

 $C_C = 1.5 \text{ nF}$

 $R_{ss} = 1 \ k\Omega$

 $R_{tr} = 20 \dots 50 \Omega$

 $R_{off} = 4.7 \Omega$



5 Typical characteristics




Figure 8 Safe Operating Area (SOA)




Figure 9 R_{dson} (T) and gate charge curve V_{gs} (Q_G)






Figure 10 Output characteristic I_{ds} (V_{ds}) in normal and reverse operation (parameter V_{gs})




Figure 11 Switch capacitances and output charge






Figure 12 Supply current V_{DDI}




Figure 13 Supply current V_{DD}






Figure 14 Logic input thresholds and V_{DDI} UVLO




Figure 15 V_{DD} UVLO






Figure 16 Propagation delay and rise / fall times



6 Application circuit

Fig. 14 shows a typical application of IGI60F0014A1L as the primary side switches in an LLC converter. Two integrated power stages are operated from a single 8 V supply, with the high-side supply generated by bootstrapping (diode D_{boot} , capacitance C_{boot} and resistor R_{boot}).




Figure 17 Application of IGI65F0014 in LLC primary stage



7 Layout guidelines

Note: Space intentionally left blank in preliminary Datasheet, ask our Application Engineers for guidance.



8 Package information




Figure 18 QFN-21 8 x 8mm package outline



Revision history

Document version	Date of release	Description of changes
V0.1b	2019-10-17	1 st initial version
V0.2	2020-03-23	New pin configuration, characteristic graphs added, several updates

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-07-18

Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.