

### **General Description**

DA9063L is a high current system PMIC suitable for dual- and quad-core processors used in smartphones, tablets, ultra-books, and other handheld and automotive applications that require up to 5 A core processor supply.

DA9063L contains six DC-DC buck converters designed for small external 1  $\mu$ H inductors capable of supplying in total up to 12 A continuous output (0.3 V to 3.3 V). The buck converters do not require external Schottky diodes. They dynamically optimize their efficiency depending on the load current using an Automatic Sleep mode. The bucks incorporate pin and s/w controlled Dynamic Voltage Control (DVC) to support processor load adaptive adjustment of the supply voltage. One buck can also be used in a DDR memory termination mode.

Five SmartMirror<sup>™</sup> programmable LDO regulators are incorporated, rated up to 300 mA. All support remote capacitor placement and can support operation from a low 1.5 V/1.8 V input voltage: this allows the linear regulators to be cascaded with a suitable buck supply to improve overall system efficiency.

Current limited switches provide support for external peripherals such as external accessory or memory cards.

There are four distinct operating modes consuming < 20  $\mu$ A. A system monitor watchdog can be enabled in ACTIVE mode.

The DA9063L provides an OTP start-up sequencing engine that offers autonomous hardware system start-up or software controlled start-up and configurable power modes. The on key detects the button press time and offers configurable key lock and application shutdown functions. Up to 16 freely configurable GPIO pins can perform system functions, including: keypad supervision, application wakeup, and timing controlled external regulator, power switch, or other IC enable.

An integrated 9-channel ADC includes advanced voltage monitoring, internal temperature supervision, three general-purpose channels with programmable high/low thresholds, an integrated current source for resistive measurements, and system voltage monitoring with a programmable low-voltage warning. The ADC has 8-bit resolution in AUTO mode and 10-bit resolution in manual conversion mode.

Three RGB-LED driver pins are provided with PWM control.

LDO8 can be configured as a 6-bit, PWM-controlled, vibration motor driver with automatic battery voltage correction.

## **Key Features**

- Input voltage 2.8 V to 5.5 V
- 6 buck converters, 0.3 V to 3.34 V up to 2.5 A
  - □ Dual-phase mode up to 5 A
  - □ Merged mode up to 3 A
  - □ DDR VTT supply mode
  - □ DVS support
- 3 MHz switching frequency allows use of low profile 1 µH inductors
- Integrated power switches
- 5 LDO regulators, 0.9 V to 3.6 V up to 300 mA
  - □ 1 low-noise
  - □ 1 with DVS
  - □ 4 with current-limited switch option

- System supply monitoring
- Junction temperature monitoring
- Watchdog timer
- Up to 16 flexible GPIO pins for enhanced wakeup and peripheral control
- RGB-LED driver (PWM) with autonomous flashing
- PWM vibrator driver
- 10-bit ADC with nine channels and configurable alarm thresholds
- Two package variants:
  - □ 100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, 0.30 mm balls
  - □ 100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, 0.45 mm balls



### **Key Features continued...**

- I<sup>2</sup>C serial interface for system communication and control
- Programmable power manager
- Automotive AEC-Q100 Grade 3 available (DA9063L-A)

# **Applications**

- Portable industrial and medical devices
- TV dongle
- Supply for single-, dual- and quad-core application processors, for example the i.MX<sup>TM</sup> families
- eReaders
- Power supply for FPGAs
- Automotive infotainment/dashboard
- IoT devices



### **Contents**

Ge	neral	Descrip	tion	1
Ke	y Feat	ures		1
Ke	y Feat	ures co	ontinued	2
Αp	plicati	ions		2
Co	ntents	3		3
1				
2			am	
3		_	verview	
4	•		ormation	
4	4.1	•	ge Outlines	
	4.1		ge Outlines	
5			naracteristics	
5	5.1		te Maximum Ratings	
	5.2		mended Operating Conditions	
	5.2	5.2.1	Power Derating Curves	
	5.3	_	Current Consumption	
	5.4	• •	I/O Characteristics	
	5.5	•	dog	
	5.6		Vire Control Bus	
	5.7		oltage Regulators	
		5.7.1	LDO3	
		5.7.2	LD07	
		5.7.3	LDO8	26
		5.7.4	LDO9	28
		5.7.5	LDO11	29
		5.7.6	LDOCORE	31
	5.8	DC/DC	Buck Converters	32
		5.8.1	BUCKCORE1 and BUCKCORE2	32
		5.8.2	BUCKPRO	35
		5.8.3	BUCKMEM	39
		5.8.4	BUCKIO	
		5.8.5	BUCKPERI	
		5.8.6	Typical Characteristics	
	5.9		al Purpose ADC	
	5.10		l Oscillator	
	5.11		Reference Generation, and Voltage Supervision	
	5.12		al Supervision	
6	Func		Description	
	6.1		Manager IO Ports	
		6.1.1	On/Off Port (nONKEY)	
		6.1.2	Wakeup Port (CHG_WAKE)	51



	6.1.3	Hardware Reset (nOFF, nSHUTDOWN, nONKEY, GPIO14, GPIO15, WATCHDOG)	51
	6.1.4	Reset Output (nRESET)	
	6.1.5	System Enable (SYS_EN)	
	6.1.6	Power Enable (PWR_EN)	
	6.1.7	Power1 Enable (PWR1_EN)	
	6.1.8	GP_FB1, General Purpose Signal 1 (EXT_WAKEUP/READY)	
	6.1.9	GP_FB2, General Purpose Signal 2 (PWR_OK/KEEP_ACT)	
	6.1.10	GP_FB3, General Purpose Signal 3 (nVIB_BRAKE)	
	6.1.11	Supply Rail Fault (nVDD_FAULT)	53
	6.1.12	Interrupt Request (nIRQ)	54
	6.1.13	IO Supply Voltage (VDD_IO1 and VDD_IO2)	54
6.2	Operatir	ng Modes	55
	6.2.1	ACTIVE Mode	55
	6.2.2	POWERDOWN Mode	55
	6.2.3	RESET Mode	56
	6.2.4	DELIVERY Mode	57
	6.2.5	NO-POWER Mode	57
	6.2.6	Power Commander Mode	57
6.3	Start-Up	from NO-POWER Mode	59
	6.3.1	Power-On-Reset (nPOR)	59
6.4	Exiting F	Reset Mode and Application Wakeup	59
6.5	Power S	Supply Sequencer	61
	6.5.1	Powering Up	61
	6.5.2	Power-Up Timing	64
	6.5.3	Programmable Slot Delays	64
	6.5.4	Powering Down	65
	6.5.5	User Programmable Delay	65
6.6	System	Monitor (Watchdog)	67
6.7	GPIO Ex	ktender	67
6.8	Control	Interface	71
6.9	Voltage	Regulators	74
	6.9.1	Regulators Controlled by Software	74
	6.9.2	Regulators Controlled by Hardware	75
	6.9.3	Power Sequencer Control of LDOs	75
	6.9.4	Dynamic Voltage Control	76
	6.9.5	Pull-Down Resistor	76
	6.9.6	Bypass Mode and Current Limit	77
	6.9.7	LDO Supply from Buck Converter	77
	6.9.8	LDO Sleep Mode for Reduced I <sub>OUT</sub>	77
	6.9.9	Vibration Motor Driver	78
	6.9.10	Core Regulator LDOCORE	78
6.10	DC/DC I	Buck Converters	79
	6.10.1	BUCKCORE1, BUCKCORE2, and BUCKPRO	81
	6.10.2	BUCKPRO in DDR Memory Bus Termination Mode	82
	6.10.3	BUCKMEM and BUCKIO in Merged Mode	
6.11	General	Purpose ADC	83



		6.11.1	ADC Overview	83	
		6.11.2	ADC Input MUX	83	
		6.11.3	Manual Conversion Mode	84	
		6.11.4	Automatic Measurements Scheduler	84	
		6.11.5	Fixed Threshold Comparator	88	
	6.12	Adjusta	able Frequency Internal Oscillator	89	
	6.13	Refere	nce Voltage Generation: VREF, VLNREF	89	
	6.14	Therma	al Supervision	89	
	6.15	Main S	ystem Rail Voltage Supervision	89	
7	Regis	ster Map	o	90	
8	Appli	cation I	nformation	94	
	8.1	Capaci	tor Selection	94	
	8.2	Inducto	or Selection	95	
	8.3	Resisto	ors	96	
	8.4	Layout	Guidelines	96	
		8.4.1	General Recommendations	96	
		8.4.2	LDOs and Switched Mode Supplies	96	
		8.4.3	Thermal Connection, Land Pad, and Stencil Design	96	
9	Defin	itions		97	
	9.1		Dissipation and Thermal Design		
	9.2	Regulator Parameter - Dropout Voltage			
	9.3	Regulator Parameter - Power Supply Rejection			
	9.4	Regulator Parameter - Line Regulation			
	9.5	-	tor Parameter - Load Regulation		
10	Orde	rina Info	ormation	100	
		_	ister Descriptions		
, .p	A.1	_	er Page Control		
	A.2	•	er Page 0		
		A.2.1	Power Manager Control and Monitoring		
		A.2.2	GPIO Control		
		A.2.3	Regulator Control		
		A.2.4	GPADC		
		A.2.5	ADC Results		
	A.3		er Page 1		
		A.3.1	Power Sequencer		
		A.3.2	Regulator Settings		
		A.3.3	High Power GPO PWM		
		A.3.4	GPADC Thresholds		
	A.4	Registe	er Page 2		
		A.4.1	OTP		
		A.4.2	Customer Trim and Configuration		
	A.5	Registe	er Page 3		



### 1 References

Dialog Semiconductor technical documentation is available on the support site: www.dialog-semiconductor.com/support.

- [1] AN-PM-068, Application Note, VBBAT Current in RTC or DELIVERY Modes, Dialog Semiconductor.
- [2] AN-PM-024, Application Note, DA9063 Voltage Monitoring, Dialog Semiconductor.
- [3] AN-PM-010, Application Note, PCB Layout Guidelines, Dialog Semiconductor.

## 2 Block Diagram




Figure 1: Block Diagram



# 3 Regulator Overview

Table 1: Regulators

Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Max. Current (mA)	External Component	Notes
BUCKCORE1	VBUCKCORE1	0.3 to 1.57	1250/ 2500 (full-current mode) Note 1	1.0 μH/ 44 μF / 88 μF	GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5, 1.0, 2.0, 4.0] µs)     10 mV steps     < 0.7 V PFM mode only     2500 mA in full-current mode (double pass device and current limit)     Provides dual-phase buck with up to 5 A if combined with BUCKCORE2
BUCKCORE2	VBUCKCORE2	0.3 to 1.57	1250/ 2500 (full-current mode) Note 1	1.0 μH/ 44/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>10 mV steps</li> <li>&lt; 0.7 V PFM mode only</li> <li>2500 mA in full-current mode (double pass device and current limit)</li> <li>Provides dual-phase Buck if combined with BUCKCORE1</li> </ul>
BUCKPRO	VBUCKPRO	0.53 to 1.80	1250/ 2500 (full-current mode) Note 1	1.0 μH/ 44/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate, (10 mV in [0.5/1.0/2.0/4.0] µs)</li> <li>10 mV steps and VTT regulator mode</li> <li>&lt; 0.7 V PFM mode only</li> <li>2500 mA in full-current mode (double pass device and current limit)</li> </ul>
BUCKMEM	VBUCKMEM	0.8 to 3.34	1500 Note 1	1.0 μH/ 44 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>20 mV steps</li> <li>Can be merged with BUCK_IO towards single buck with up to 3 A output current</li> </ul>
BUCKIO	VBUCKIO	0.8 to 3.34	1500 Note 1	1.0 μH/ 44 μF	GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)  20 mV steps, can be merged with BUCK_MEM



Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Max. Current (mA)	External Component	Notes
BUCKPERI	VBUCKPERI	0.8 to 3.34	1500 Note 1	1.0 μH/ 44 μF	<ul> <li>GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>20 mV steps</li> </ul>
LDO3	VLDO3	0.9 to 3.44	200	2.2 μF	<ul> <li>Bypass mode</li> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>20 mV steps</li> </ul>
LDO7	VLDO7	0.9 to 3.6	200	2.2 μF	<ul><li>Bypass mode</li><li>50 mV steps</li><li>Common supply with LDO8</li></ul>
LDO8	VLDO8	0.9 to 3.6	200	2.2 μF	<ul> <li>Bypass and switching vibration motor driver mode</li> <li>50 mV steps</li> <li>Common supply with LDO7</li> </ul>
LDO9	VLDO9	0.95 to 3.6	200	2.2 µF	<ul><li>Low noise</li><li>50 mV steps</li><li>OTP trimmed</li></ul>
LDO11	VLDO11	0.9 to 3.6	300	2.2 µF	Bypass mode     50 mV steps
LDOCORE	Internal PMIC supply	2.5 ± 2 % accuracy	4	2.2 μF	Internal LDO     OTP trimmed

**Note 1** For short durations to meet peak current requirements I<sub>OUT</sub> can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.



# 4 Package Information

### 4.1 Package Outlines




Figure 2: Package Outline Drawing 100 VFBGA 0.3 mm Ball Diameter






Figure 3: Package Outline Drawing 100 TFBGA 0.45 mm Ball Diameter



### 4.2 Pinout




Figure 4: Connection Diagram

**Table 2: Pin Type Definition** 

Pin Type	Description	Pin Type	Description
DI	Digital input	Al	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
PWR	Power supply	GND	Ground connection



**Table 3: Pin Description** 

Pin	Pin name	Alternate Function	Type (Table 2)	Description
Power I	/lanager		<u> </u>	
A9	nVDD_FAULT	GPIO12	DO/DIO	Indication for low supply voltage / GPIO12 / VDD_MON controlled GPO
В6	CHG_WAKE		DI/PWR	Wakeup signal from companion charger to trigger a start-up and temporary supply voltage for PMIC (VBUS_PROT in case of an inserted supply until charger Buck provides power to V <sub>SYS</sub> ).  Connect to GND if not used.
В7	nIRQ		DO	IRQ line for host
В8	nSHUTDOWN		DI	Active-low input from switch or host to initiate shutdown
В9	SYS_EN	GPIO8	DI/DIO	Hardware enable of power domain SYSTEM/GPIO8
B10	PWR1_EN	GPIO10	DI/DIO	Hardware enable of power domain POWER1/GPIO10 with high power output / input for power sequencer WAIT ID
C3	VDD_IO2		PWR	Alternate supply I/O voltage
C4	VDD_IO1		PWR	First supply I/O voltage rail
C8	GP_FB2		DO/DI	PWR_OK status indicator: all supervised regulators are in-range / HW input for watchdog supervision / dual-phase BUCKCORE voltage sense at output capacitor
C9	PWR_EN	GPIO9	DI/DIO	Hardware enable of power domain power / sequencer controlled GPO
D3	GPIO7		DIO	Sequencer controlled GPO
D5	TP		DIO	Test pin: enables power commander boot mode and supply pin for OTP fusing voltage
D9	nRESET		DO	Active low reset for host
E8	GP_FB1	GPIO13	DO/DIO	Status indication for host of a valid wakeup event (EXT_WAKEUP) / indicator for on-going power mode transition (READY) / GPIO13, regulator HW control
E9	GPIO11		DIO	GPIO11 with high power output and blinking feature
H9	GP_FB3		DI	nVIB_BREAK control signal for vibration motor driver (LDO8)
J4	nOFF		DI	Active-low input from error indication line to initiate fast emergency shutdown
J7	nONKEY		DI	On/off key with optional long press shutdown



Pin	Pin name	Alternate Function	Type (Table 2)	Description
2-Wire I	nterface	·		
A4				
A5				Connect to ground
A7	DATA	GPIO14	DIO	HS 2-WIRE data / GPIO14 (optional reset if long press in parallel with GPI15) with high power output and blinking feature
A8	CLK	GPIO15	DI	HS 2-WIRE clock / GPIO15 (optional reset if long press in parallel with GPI14) with high power output and blinking feature
В3				Connect to ground
B4				Connect to ground
Voltage	Regulators	•		
А3	VSYS		PWR	Supply voltage for PMIC and input for voltage supervision (decouple with 1.0 µF)
A6	VDDCORE		АО	Regulated supply for internal circuitry (2.2 V/2.5 V) (decouple with 2.2 µF)
C1	VLDO11		AO	Output voltage from LDO11
D1				
D2	VDD_LDO11		PWR	Supply voltage for LDO11
E1	VLDO9		AO	Output voltage from LDO9
E2	VDD_LDO7_8		PWR	Supply voltage for LDO7 and LDO8
E3	VDD_LDO9		PWR	Supply voltage for LDO9
F1	VLDO8		AO	Output voltage from LDO8
F2	VLDO7		AO	Output voltage from LDO7
F3				Connect to ground
G1				
G2				Connect to ground
G3	VDD_LDO3		PWR	Supply voltage for LDO3
G4				Connect to ground
H1				
H2				Connect to ground
НЗ				Connect to ground
J1				
K1	VLDO3		AO	Output voltage from LDO3
K2				
K3				



Pin	Pin name	Alternate Function	Type (Table 2)	Description
DC/DC B	Buck Converters			
A1				Connect to ground
A2	VREF		AIO	Filter node for internal reference voltage (decouple with 2.2 μF)
A10				
B1				Connect to ground
B2	VLNREF			Filter node for LN (low noise) (decouple with 2.2 µF)
B5	VTTR	CMP1V2	AO/DO	Memory bus termination reference voltage (50 % of VDDQ), COMP1V2 controlled GPO
C2	IREF		AO	Connection for bias setting (configure with high precision 200 k $\Omega$ resistor)
C5	ADCIN2	GPIO1	AI/DIO	Connection to GPADC channel 2 with 1.2 V HW comparator IRQ/GPIO1, regulator HW control
C6	ADCIN3	GPIO2	AI/DIO	Connection to GPADC channel 3/GPIO2, regulator HW control
C7	ADCIN1	GPIO0	AI/DIO	Connection to GPADC auto channel 1 with threshold IRQ and resistor measurement option/GPIO0
C10				
D4	VDDQ	E_GPI2	AI/DO	BUCKPRO target voltage sense port / state of E_GPI2 controlled GPO
D8	PERI_SWS	GPIO6	AI/DIO	BUCKPERI sense node/GPIO6
D10	SWBUCKPRO_B		AO	Switching node for BUCKPRO (full-current)
E10	SWBUCKPRO_A		AO	Switching node for BUCKPRO (half-current)
F8, F9	VDD_BUCKPRO		PWR	Supply voltage for buck To be connected to VSYS
F10	SWBUCKCORE2_A		AO	Switching node for BUCKCORE2 (half-current)
G8, G9	VDD_BUCKCORE2		PWR	Supply voltage for buck To be connected to VSYS
G10	SWBUCKCORE2_B		AO	Switching node for BUCKCORE2 (full-current)
H4	VDD_BUCKPERI		PWR	Supply voltage for buck To be connected to VSYS
H5	VDD_BUCKMEM		PWR	Supply voltage for buck To be connected to VSYS
H6	VDD_BUCKIO		PWR	Supply voltage for buck To be connected to VSYS
H7, H8	VDD_BUCKCORE1		PWR	Supply voltage for buck To be connected to VSYS
H10	SWBUCKCORE1_A		AO	Switching node for BUCKCORE1 (half-current)
J2	VBUCKPERI		Al	Sense node for BUCKPERI
J3	VBUCKMEM		Al	Sense node for DC/DC BUCKMEM
J5	GPIO5		DIO	GPIO5



Pin	Pin name	Alternate Function	Type (Table 2)	Description
J6	GPIO3		DIO	GPIO3
J8	CORE_SWS	GPIO4	AI/DIO	BUCKCORE sense node from output capacitor of dual-phase BUCKCORE1/2 connection of internal switch to the output of GPIO4
J10	SWBUCKCORE1_B		AO	Switching node for BUCKCORE1 (full-current)
K4	VBUCKIO		Al	Sense node for BUCKIO
K5	SWBUCKPERI		AO	Switching node for BUCKPERI
K6	SWBUCKMEM		AO	Switching node for BUCKMEM
K7	SWBUCKIO		AO	Switching node for BUCKIO To be connected to SWBUCKMEM for buck merge
K8	VBUCKCORE1		Al	Sense node for BUCKCORE1
K9	VBUCKCORE2		Al	Sense node for BUCKCORE2
K10	VBUCKPRO		Al	Sense node for BUCKPRO
J9				Connect to ground
vss				
D6 to D7, E4, F4	GND		GND	VSS_LDO, VSS_ADC, VSS_CORE, VSUB
E5 to E7, F5 to F7, G5 to G7	GND		GND	VSS_BUCKCORE1_A, VSS_BUCKCORE1_B, VSS_BUCKCORE2_A, VSS_BUCKCORE2_B, VSS_BUCK_PRO_A, VSS_BUCK_PRO_B, VSS_BUCK_IO, VSS_BUCK_MEM, VSS_BUCK_PERI



#### 5 Electrical Characteristics

#### 5.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4: Absolute Maximum Ratings** 

Parameter	Symbol/Pin	Conditions	Min	Тур	Max	Unit
Storage temperature	T <sub>STG</sub>		-65		+150	°C
Junction temperature	TJ	Note 1	-40		+150	°C
Supply voltage	VSYS, CHG_WAKE		-0.3		5.5	V
	All other pins	Note 2	-0.3		V <sub>DDREF</sub> + 0.3	V
ESD protection - Human Body Model (HBM)	V <sub>ESD_</sub> HBM		2000			V
ESD protection -	V <sub>ESD_CDM</sub>	Corner pins	750			.,
Charged Device Model (CDM)		All other pins	500			V

Note 1 See Section 5.12 and Section 6.14.

### 5.2 Recommended Operating Conditions

All voltages are referenced to VSS unless otherwise stated. Currents flowing into DA9063L are deemed positive; currents flowing out are deemed negative. All parameters are valid over the recommended temperature range and power supply range unless otherwise stated. Please note that the power dissipation must be limited to avoid overheating of DA9063L.

**Table 5: Recommended Operating Conditions** 

Parameter	Symbol/Pin	Conditions	Min	Тур	Max	Unit
Junction temperature	TJ		-40		+125	°C
Supply voltage	VSYS, CHG_WAKE		0		5.5	V
Supply voltage IO	$V_{DD\_IO1/2}$	Note 1	1.2		3.6	V
BUCKCORE1, BUCKCORE2, BUCKPRO	I <sub>OUT</sub>	Note 2			2500	mA
BUCKMEM, BUCKIO, BUCKPERI	I <sub>OUT</sub>	Note 2			1500	mA

Note 2 Maximum  $V_{DDREF} = 5.5 \text{ V}$ . An internal node  $V_{DDREF}$  is defined as the higher rail of CHG\_WAKE and VSYS.



Parameter	Symbol/Pin	Conditions	Min	Тур	Max	Unit
Thermal resistance junction to ambient	θја	100 VFBGA package Note 3		27.7		°C/W
		100 TFBGA package Note 3		26.1		°C/W
Maximum power dissipation, see Section 5.2.1	P <sub>D</sub>	100 VFBGA  Derating factor above  T <sub>A</sub> = 70 °C:  36.1 mW/°C (1/θ <sub>JA</sub> )		2000		mW
		100 TFBGA  Derating factor above  T <sub>A</sub> = 70 °C:  38.3 mW/°C (1/θ <sub>JA</sub> )		2100		mW

- Note 1  $V_{DDIO1/2}$  must not exceed  $V_{DDREF}$ .
- **Note 2** For short durations to meet peak current requirements I<sub>OUT</sub> can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.
- Note 3 Obtained from package thermal simulations, JEDEC 2S2P four layer board (76.2 mm x 114 mm x 1.6 mm), 70 μm (2 oz) copper thickness power planes, 35 μm (1 oz) copper thickness signal layer traces, natural convection (still air), see Section 4.14.1.

#### **5.2.1** Power Derating Curves




Figure 5: 100 VFBGA Power Derating Curve



**Table 6: Typical Temperatures** 

	T <sub>A</sub> = 70 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C
T <sub>J_WARN</sub>	P <sub>D</sub> = 1.99 W	P <sub>D</sub> = 1.44 W	$P_D = 0.72 \text{ W}$
T <sub>J_CRIT</sub>	$P_D = 2.53 \text{ W}$	$P_D = 1.99 \text{ W}$	P <sub>D</sub> = 1.26 W




Figure 6:100 TFBGA Power Derating Curve

**Table 7: Typical Temperatures** 

	T <sub>A</sub> = 70 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C
T <sub>J_WARN</sub>	P <sub>D</sub> = 2.11 W	P <sub>D</sub> = 1.53 W	$P_D = 0.77 \text{ W}$
T <sub>J_CRIT</sub>	$P_D = 2.68 \text{ W}$	$P_D = 2.11 \text{ W}$	P <sub>D</sub> = 1.34 W



### **5.3 Typical Current Consumption**

**Table 8: Typical Current Consumption** 

Operating Mode	Conditions (Note 1)	Battery	Unit
NO-POWER mode (POR)	2.4 V > V <sub>DDREF</sub> > 1.5 V	16	μΑ
DELIVERY mode	V <sub>DDREF</sub> > 1.5 V	1.8	μΑ
RESET mode	V <sub>DDREF</sub> > 2.2 V, supplies off (except LDOCORE), pulsed mode	18	μΑ
LOW-POWER mode	VSYS > VDD_FAULT_LOWER, supplies off (except LDOCORE), all blocks in POWERDOWN mode, pulsed mode with limited parametric compliance	12	μА
POWERDOWN mode (Hibernate)	VSYS > VDD_FAULT_LOWER, supplies off (except LDOCORE), all blocks in POWERDOWN mode	28	μА
POWERDOWN mode (Standby)	BUCKCORE, LDOCORE, and LD03, 8, 11 enabled, GPIO unit on (Note 2)	60	μΑ
ACTIVE mode	All supplies, GPIO, and GPADC off	200	μΑ
ACTIVE mode	All supplies, GPIO, and GPADC on	390	μΑ

Note 1 nONKEY/CHG\_WAKE/V<sub>DDREF</sub> detection circuit is enabled in all modes.

### 5.4 Digital I/O Characteristics

Table 9: Digital I/O Electrical Characteristics,  $T_J$  = -40  $^{\circ}$ C to +125  $^{\circ}$ C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
GPI0 to GPI15, CLK, DATA, nOFF,		VDDCORE mode	1.0		V <sub>SYS</sub>	
nSHUTDOWN SYS_EN, PWR_EN, PWR1_EN Input High Voltage	VIH	VDD_IO2 mode	0.7*VDD_IO2		V <sub>sys</sub>	V
GPI0 to GPI15, CLK, DATA, nOFF, nSHUTDOWN		VDDCORE mode	-0.3		0.4	
SYS_EN, PWR_EN, PWR1_EN Input Low Voltage	- ,	VDD_IO2 mode	-0.3		0.3*VDD_IO2	V
nONKEY, CHG_WAKE Input High Voltage	VIH		1.0		$V_{SYS}$	V
nONKEY, CHG_WAKE Input Low Voltage	VIL		-0.3		0.4	٧
GPO0 to GPO15, nVDD_FAULT, nRESET, nIRQ, E_GPI_2, COMP1V2	VOH = 1 mA VDD_IOx ≥ 1.5 V	VDD_IO1 mode	0.8*VDD_IO1			V
Output High Voltage	1.0 V	VDD_IO2 mode	0.8*VDD_IO2			

Note 2 Regulators are running in sleep mode.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
GPO1, 3 to 6, 10, and 12 to 15, DATA, nRESET, nIRQ, PWR_OK (open drain mode) Output High Voltage	VOH	Open drain			V <sub>DDREF</sub>	V
GPO0 to GPO15, nVDD_FAULT, nRESET (Note 1), nIRQ (Note 1), PWR_OK, E_GPI_2, COMP1V2,	VOL = 1 mA				0.3	V
Output Low Voltage						
CLK, DATA Input Capacitance	C <sub>IN</sub>				10	pF
Sink current capability GPO 10, 11, 14, 15		V <sub>GPIO</sub> = 0.5 V Note 2		11		mA
Source current capability GPO 10, 11,14,15		V <sub>GPIO</sub> = 0.8*VDD_IO1/2 Note 2		-4		mA
Sink current capability GPO 0 to 9, 12, 13		V <sub>GPIO</sub> = 0.3 V		1		mA
Source current capability GPO 0 to 9, 12, 13		V <sub>GPIO</sub> = 0.8*VDD_IO1/2 Note 3		-1		mA
GPI pull-down resistor			50	100	250	kΩ
		VDD_IO1/2 = 1.5 V	60	180	310	
GPO pull-up resistor Note 4		VDD_IO1/2 = 1.8 V	45	120	190	kΩ
		VDD_IO1/2 = 3.3 V	20	40	60	

**Note 1** Electrical characteristics are guaranteed down to  $V_{DDREF} = 2.0 \text{ V}$  (VPOR\_LOWER). For lower voltages the port continues operating with reduced performance.

### 5.5 Watchdog

Table 10: Watchdog, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Minimum Watchdog time	T <sub>WDMIN</sub>		0.18	0.256	0.33	S
Maximum Watchdog time	T <sub>WDMAX</sub>		1.44	2.048	2.64	s

Note 2 At low  $V_{DDREF}$  values and high temperatures, the sink current capability is reduced.

**Note 3** For VDD\_IO1/2 < 1.5 V the source current capability is reduced.

Note 4 V(PAD) = 0 V.



### 5.6 HS 2-Wire Control Bus




Figure 7: 2-Wire Bus Timing

Table 11: HS 2-Wire Control Bus Electrical Characteristics,  $T_J$  = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Bus free time STOP to START			0.5			μs
Bus line capacitive load	Cb				150	pF
Standard/Fast/Fast+ Mode						
CLK clock frequency		Note 1	0		1000	kHz
Bus free time STOP to START			0.5			μs
Start condition set-up time			0.26			μs
Start condition hold time	STH		0.26			μs
CLK low time	CLKL		0.5			μs
CLK high time	CLKH		0.26			μs
2-WIRE CLK and DATA rise time		(input requirement)			1000	ns
2-WIRE CLK and DATA fall time		(input requirement)			300	ns
Data set-up time	DST		50			ns
Data hold-time	DHT		0			ns
Data valid time					0.45	μs
Data valid time acknowledge					0.45	μs
Stop condition set-up time	TSS		0.26			μs
High Speed Mode					•	
CLK clock frequency		Requires VDDIO ≥ 1.8 V Note 1	0		3400	kHz
Start condition set-up time			160			ns
Start condition hold time	STH		160			ns
CLK low time	CLKL		160			ns
CLK high time	CLKH		60			ns
2-WIRE CLKH and SDAH rise/fall time		Input requirement			160	ns

Datasheet DA9063L\_2v1 05-Apr-2017



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Data set-up time	DST		10			ns
Data hold-time	DHT		0			ns
Stop condition set-up time	TSS		160			ns

Note 1 Minimum clock frequency is 10 kHz if 2WIRE\_TO is enabled

### **5.7 LDO Voltage Regulators**

### 5.7.1 LDO3

Table 12: LDO3,  $T_J = -40$  °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{SYS}$	2.8			
Input voltage	$V_{DD}$	If supplied from buck	(1.5) Note 1		5.5	V
Output voltage	$V_{LDO}$		0.9	Note 2	3.44	V
Output accuracy		$V_{DD} = V_{SYS} = 2.8 \text{V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ Including static line/load regulation	-3		+3	%
Stabilisation capacitor	Соит	Including voltage and temperature coefficient at configured VLDO3	-55%	2.2	+35%	μF
Output capacitor ESR	R <sub>COUT_ESR</sub>	f > 1 MHz including wiring parasitics	0		300	mΩ
Output current	I <sub>OUT_max</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Short circuit current	I <sub>SHORT</sub>			400		mA
Maximum forced sleep mode current	I <sub>SLEEP</sub>	V <sub>DD</sub> ≥ 1.8 V	20			mA
Dropout voltage	V <sub>DROPOUT</sub>	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
Static load regulation	V <sub>S_LOAD</sub>	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
Line transient response	V <sub>TR_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
Load transient response	$V_{TR\_LOAD}$	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR	PSRR Note 3	$ \begin{cases} f = 10 \text{ Hz to } 10 \text{ kHz }, \text{ RT} \\ V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 \\ V_{DD} - V_{LDO} \ge 0.6 \text{ V} \end{cases} $	40	50		dB



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output noise	N	$\begin{split} V_{DD} &= V_{SYS} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz }, \text{ RT} \end{split}$		70		μV rms
Quiescent current in ON mode	I <sub>Q_ON</sub>	Note 4		9 + 0.45% of I <sub>OUT</sub>		μА
Quiescent current forced sleep mode	I <sub>Q_SLEEP</sub>			1.5 + 1.0% of I <sub>OUT</sub>		μА
Quiescent current OFF mode	I <sub>Q_OFF</sub>			1		μА
Turn-on time	ton	10 to 90%			300	μs
		SLEEP mode			390	
Turn off time	t <sub>OFF</sub>	90 % to 10 % Pull-down resistor enabled			1	ms
Pull-down resistance in OFF mode	R <sub>OFF</sub>	Can be disabled via LDO3_PD_DIS		100		Ω
		Bypass mode				
Bypass on-	В	V <sub>DD</sub> > 2.2 V		0.5	0.7	Ω
resistance	R <sub>ON</sub>	V <sub>DD</sub> > 1.8 V			1.0	72
Current limit in Bypass mode	I <sub>LIM</sub>		300		600	mA
Quiescent current in Bypass mode	I <sub>Q_BYPASS</sub>			50	100	μΑ

Note 1 Max output current is 30 % when the input voltage is 1.5 V

Note 2 Programmable in 20 mV voltage steps

Note 3 Measured at point of load

Note 4 Internal regulator current flowing to ground



### 5.7.2 LDO7

Table 13: LDO7, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{SYS}$	2.8			
Input voltage	$V_{DD}$	If supplied from buck	1.5 Note 1		5.5	V
Output voltage	$V_{LDO}$		0.9	Note 2	3.6	V
Output accuracy		$V_{\text{DD}} = V_{\text{SYS}} = 2.8 \text{ V to } 5.5 \text{ V}$ $I_{\text{OUT}} = 200 \text{ mA}$ Including static line/load regulation	-3		+3	%
Stabilisation capacitor	Соит	Including voltage and temperature coefficient at configured VLDO7	-55 %	2.2	+35 %	μF
ESR of capacitor		f > 1 MHz Including track impedance	0		300	mΩ
Maximum output current	I <sub>OUT_max</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Short circuit current	I <sub>SHORT</sub>			400		mA
Maximum forced sleep mode current	I <sub>SLEEP</sub>	V <sub>DD</sub> ≥ 1.8 V	30			mA
Dropout voltage	V <sub>DROPOUT</sub>	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	$V_{DD} = V_{SYS} = 3.0V \text{ to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
Static load regulation	V <sub>S_LOAD</sub>	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
Line transient response	V <sub>TR_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
Load transient response	V <sub>TR_LOAD</sub>	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR	PSRR Note 3	$ f = 10 \text{ Hz to } 10 \text{ kHz }, \text{ RT} \\ V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 \\ V_{DD} - V_{LDO} \geq 0.6 \text{ V} $	40	50		dB
Output noise	N	$\begin{split} V_{DD} &= V_{sys} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz , RT} \end{split}$		70		μV rms
Quiescent current in ON mode	I <sub>Q_ON</sub>	Note 4		9+0.4% of I <sub>OUT</sub>		μA
Quiescent current forced sleep mode	I <sub>Q_SLEEP</sub>			1.5+1.0% of I <sub>OUT</sub>		μA
Quiescent current OFF mode	I <sub>Q_OFF</sub>			1		μA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Turn-on time	т	10 % to 90 %			300	110
rum-on ume	T <sub>ON</sub>	SLEEP mode			390	μs
Turn off time	T <sub>OFF</sub>	90 % to 10 % Pull-down resistor enabled			1	ms
Pull-down resistance in OFF mode	R <sub>OFF</sub>	Can be disabled via LDO7_PD_DIS		100		Ω
		Bypass mode				
Bypass on-	В	V <sub>DD</sub> > 2.2 V		0.5	0.7	
resistance	R <sub>ON</sub>	V <sub>DD</sub> > 1.8 V			1.0	Ω
Current limit in Bypass mode	I <sub>LIM</sub>		300		600	mA
Quiescent current	IQ <sub>Bypass</sub>			50	100	μA

- Note 1 Max output current is 30 % when the input voltage is 1.5 V
- Note 2 Programmable in 50 mV voltage steps
- Note 3 Measured at point of load
- Note 4 Internal regulator current flowing to ground



### 5.7.3 LDO8

Table 14: LDO8, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{SYS}$	2.8			
Input voltage	V <sub>DD</sub>	If supplied from buck	1.5 Note 1		5.5	V
Output voltage	$V_{LDO}$		0.9	Note 2	3.6	V
Output accuracy		$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ Including static line/load regulation	-3		+3	%
Stabilisation capacitor	C <sub>OUT</sub>	Including voltage and temperature coefficient at configured VLDO8	-55 %	2.2	+35 %	μF
ESR of capacitor		f > 1 MHz Including track impedance	0		300	mΩ
Maximum output current	I <sub>OUT_max</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Short circuit current	I <sub>SHORT</sub>			400		mA
Maximum forced sleep mode current	I <sub>SLEEP</sub>	V <sub>DD</sub> ≥ 1.8 V	30			mA
Dropout voltage	V <sub>DROPOUT</sub>	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
Static load regulation	Vs_LOAD	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
Line transient response	V <sub>TR_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
Load transient response	V <sub>TR_LOAD</sub>	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR	PSRR Note 3	$\begin{split} f &= 10 \text{ Hz to } 10 \text{ kHz }, \text{ RT} \\ V_{DD} &= 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 \\ V_{DD} &- V_{LDO} \geq 0.6 \text{ V} \end{split}$	40	50		dB
Output noise	N	$\begin{split} V_{DD} &= V_{SYS} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz }, \text{ RT} \end{split}$		70		μV rms
Quiescent current in ON mode	I <sub>Q_ON</sub>	Note 4		9 + 0.4 % of I <sub>OUT</sub>		μА
Quiescent current forced sleep mode	I <sub>Q_SLEEP</sub>			1.5 + 1.0 % of I <sub>OUT</sub>		μΑ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Quiescent current OFF mode	I <sub>Q_OFF</sub>			1		μA
Turn on time	_	10 % to 90 %			300	
Turn-on time	T <sub>ON</sub>	SLEEP mode			390	μs
Turn off time	T <sub>OFF</sub>	90 % to 10 % Pull-down resistor enabled			1	ms
Pull-down resistance in OFF mode	R <sub>OFF</sub>	Can be disabled via LDO8_PD_DIS		100		Ω
Vibration Motor Dr	iver Mode					
Output voltage (average)	VIB_SET	6-bit resolution	0		3	V
Maximum output current	I <sub>MAX</sub>				300	mA
Short circuit current	I <sub>SHORT</sub>			400		mA
Load resistance	R <sub>LOAD</sub>		8	10	10000	Ω
Load impedance	R <sub>LOAD</sub>			200		μH
Pull-up resistor	Ron			0.5		Ω
Pull-down resistor	R <sub>off</sub>			5		Ω
Bypass Mode						
Bypass on-	В	V <sub>DD</sub> > 2.2 V		0.5	0.7	
resistance	R <sub>ON</sub>	V <sub>DD</sub> > 1.8 V			1.0	Ω
Current limit in Bypass mode	I <sub>LIM</sub>		300		600	mA
Quiescent current in Bypass mode	IQ <sub>Bypass</sub>			50	100	μA

Note 1 Max output current is 30 % when the input voltage is 1.5 V

Note 2 Programmable in 50 mV voltage steps

Note 3 Measured at point of load

Note 4 Internal regulator current flowing to ground



### 5.7.4 LDO9

Table 15: LDO9,  $T_J = -40$  °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{SYS}$	2.8			
Input voltage	$V_{DD}$	If supplied from buck	1.5 Note 1		5.5	V
Output voltage	$V_{LDO}$		0.95	Note 2	3.6	V
Output accuracy		V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation Note 3	-3		+3	%
Stabilisation capacitor	Соит	Including voltage and temperature coefficient at configured VLDO9	-55 %	2.2	+35 %	μF
ESR of capacitor		f > 1 MHz	0		300	mΩ
Maximum output current	I <sub>OUT_max</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Short circuit current	I <sub>SHORT</sub>			400		mA
Maximum forced sleep mode current	I <sub>SLEEP</sub>	V <sub>DD</sub> ≥ 1.8 V	30			mA
Dropout voltage	V <sub>DROPOUT</sub>	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
Static load regulation	Vs_LOAD	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
Line transient response	V <sub>TR_LINE</sub>	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
Load transient response	V <sub>TR_LOAD</sub>	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR	PSRR Note 4	$\begin{split} f &= 10~Hz~to~10~kHz~,~RT\\ V_{DD} &= 3.6~V,~I_{OUT} = I_{MAX}/2\\ V_{DD} &- V_{LDO} \geq 0.6~V \end{split}$	40	50		dB
Output noise	N	$\begin{split} V_{DD} &= V_{sys} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz} \text{ , RT} \end{split}$		35		μV rms
Quiescent current in ON mode	I <sub>Q_ON</sub>	Note 5		9+0.4% of I <sub>OUT</sub>		μA
Quiescent current forced sleep mode	I <sub>Q_SLEEP</sub>			2+1.0% of I <sub>OUT</sub>		μA
Quiescent current OFF mode	I <sub>Q_OFF</sub>			1		μA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Turn-on time	т	10 % to 90 %			200	μs
	T <sub>ON</sub>	SLEEP mode			260	μδ
Turn off time	T <sub>OFF</sub>	90 % to 10 % Pull-down resistor enabled			1	ms
Pull-down resistance in OFF mode	Roff	Can be disabled via LDO9_PD_DIS		100		Ω

Note 1 Max output current is 30 % when the input voltage is 1.5 V

Note 2 Programmable in 50 mV voltage steps

Note 3 At trimmed output voltageNote 4 Measured at point of load

Note 5 Internal regulator current flowing to ground

### 5.7.5 LDO11

Table 16: LDO11, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{SYS}$	2.8			
Input voltage	$V_{DD}$	If supplied from buck	1.5 Note 1		5.5	V
Output voltage	V <sub>LDO</sub>		0.9	Note 2	3.6	V
Output accuracy		V <sub>DD</sub> = V <sub>SYS</sub> = 2.8V to 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Stabilisation capacitor	C <sub>OUT</sub>	Including voltage and temperature coefficient at configured VLDO11	-55 %	2.2	+35 %	μF
ESR of capacitor		f > 1 MHz Including track impedance	0		300	mΩ
Maximum output current	I <sub>OUT_max</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	300			mA
Short circuit current	I <sub>SHORT</sub>			600		mA
Maximum sleep mode current	I <sub>SLEEP</sub>	V <sub>DD</sub> ≥ 1.8 V	30			mA
Dropout voltage	V <sub>DROPOUT</sub>	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Static line regulation	V <sub>S_LINE</sub>	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$ $V_{LDO} = 1.86 \text{ V}$ $I_{OUT} = 300 \text{ mA}$		2	15	mV
Static load regulation	V <sub>S_LOAD</sub>	I <sub>OUT</sub> = 1 mA to 300 mA		5	20	mV



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Line transient response	V <sub>TR_</sub> LINE	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$ $V_{LDO} = 1.86 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
Load transient response	V <sub>TR_LOAD</sub>	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 300 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR	PSRR Note 3	f = 10  Hz to  10  kHz ,  RT $V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}$	40	50		dB
Output noise	N	$\begin{split} V_{DD} &= V_{SYS} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz }, \text{ RT} \end{split}$		70		μV rms
Quiescent current in ON mode	I <sub>Q_ON</sub>	Note 4		9 + 0.45 % of I <sub>OUT</sub>		μА
Quiescent current forced sleep mode	I <sub>Q_SLEEP</sub>			2 + 0.7 % of I <sub>OUT</sub>		μΑ
Quiescent current OFF mode	I <sub>Q_OFF</sub>			1		μΑ
Turn-on time	T <sub>ON</sub>	10 % to 90 %			200	
Turn-on time	TON	SLEEP mode			260	μs
Turn off time	T <sub>OFF</sub>	90 % to 10 % Pull-down resistor enabled			1	ms
Pull-down resistance in OFF mode	R <sub>OFF</sub>	Can be disabled via LDO11_PD_DIS		100		Ω
		Bypass Mode				
Bypass on-	R <sub>ON</sub>	V <sub>DD</sub> > 2.2 V		0.3	0.7	Ω
resistance	YON	V <sub>DD</sub> > 1.8 V			1.0	34
Current limit in Bypass mode	I <sub>LIM</sub>		300		600	mA
Quiescent current in Bypass mode	IQ <sub>Bypass</sub>			50	100	μΑ

Note 1 Max output current is 30 % when the input voltage is 1.5 V

Note 2 Programmable in 50 mV voltage steps

Note 3 Measured at point of load

Note 4 Internal regulator current flowing to ground



### 5.7.6 LDOCORE

Table 17: LDOCORE, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output voltage	V <sub>DDCORE</sub>	Note 1	2.45	2.5	2.55	V
		RESET mode		2.2		V
Stabilisation capacitor	Соит	Including voltage and temperature coefficient	-55 %	2.2	+35 %	μF
Output capacitor ESR	R <sub>COUT_ESR</sub>	f > 1 MHz Including wiring parasitics	0		300	mΩ
Dropout voltage	V <sub>DROPOUT</sub>	Note 2		50	100	mV

**Note 1** Setting VDD\_FAULT\_LOWER ≥ 2.65 V avoids LDOCORE dropout, see Section 5.11.

Note 2 The LDOCORE supply, VSYS or CHG\_WAKE, must be maintained above V\_DDCORE + VDROPOUT.

N	1	ŀο
1.4	U	rc

LDOCORE is only used to supply internal circuits.



### 5.8 DC/DC Buck Converters

### 5.8.1 BUCKCORE1 and BUCKCORE2

Table 18: BUCKCORE1 and BUCKCORE2, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	$V_{DD}$	$V_{DD} = V_{SYS}$	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient Half-current mode Full-current mode	50 %	2 x 22 2 x 47	+30 %	μF
Output capacitor ESR		Including wiring parasitics $f > 100 \text{ kHz}$ Half-current mode $C_{OUT} = 2 * 22 \mu\text{F}$ Full-current mode $C_{OUT} = 2 * 47 \mu\text{F}$		15 7.5	50 25	mΩ
Inductor value	L <sub>BUCK</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
PWM Mode				•		
Output voltage	V <sub>BUCK</sub>	Programmable in 10 mV steps Note 1	0.3		1.57	V
		Excluding static line/load regulation and voltage ripple  T <sub>A</sub> = 25 °C  V <sub>DD</sub> = 4.2 V  V <sub>BUCK</sub> = 1.03 V	-1		+1	
Output voltage accuracy		Excluding static line/load regulation and voltage ripple  T <sub>A</sub> = -40 °C to +85 °C  V <sub>DD</sub> = 4.2 V  V <sub>BUCK</sub> = 1.03 V	-1.5		+1.5	%
		Including static line/load regulation and voltage ripple  Iout = I <sub>MAX</sub> VBUCK = 1.03 V LBUCK, LESR = Typ	-2		+2	
		Including static line/load regulation and voltage ripple  I <sub>OUT</sub> = I <sub>MAX</sub> Note 2	-3		+3	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Load regulation transient	V <sub>TR_LD</sub>	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 200 \text{ mA} / 0.8 * I_{MAX}$ $dI/dt = 3 \text{ A/}\mu\text{s}$ $L_{BUCK} = 1.0 \mu\text{H}$ Note 3	-4		+4	%
Line regulation transient	V <sub>TR_LINE</sub>	V <sub>DD</sub> = 3.0 V to 3.6 V I <sub>OUT</sub> = 500 mA tr = tf = 10 μs		0.2	3	mV
Parasitic track resistance		From output capacitor to sense connection at point-of-load		10		mΩ
Parasitic track inductance		From output capacitor to sense connection at point-of-load		5		nH
Feedback Comparator input impedance	R <sub>FB</sub>		500			kΩ
Output current	1	Half-current mode	1250			mA
	I <sub>MAX</sub>	Full-current mode	2500			IIIA
Current limit	I <sub>LIM</sub>	BCORE1_ILIM=0000	-20 %	500	+20 %	mA
(programmable)	Note 4	BCORE1_ILIM=1111	-20 %	2000	+20 %	mA
Quiescent current in OFF mode	I <sub>Q_OFF</sub>				1	μA
Quiescent current in PWM mode	I <sub>Q_ON</sub>	Half-current mode I <sub>OUT</sub> = 0 mA		9.0		mA
		Full-current mode		11.0		
Switching frequency Note 5	f	OSC_FRQ = 0000	2.85	3	3.15	MHz
Switching duty cycle	D		10.5		84	%
Turn on time	T <sub>ON</sub>	V <sub>BUCK</sub> = 1.15 V BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 µs BUCK <x>_ILIM = 1500 mA</x>		0.37	1.2	ms
Output pull-down resistor	R <sub>PD</sub>	V <sub>BUCK</sub> = 0.5 V Can be disabled via BCORE1_PD_DIS		80	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Half-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
		Full-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		80		



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
NMOS ON resistance	R <sub>NMOS</sub>	Half-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ
		Full-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		30		
Efficiency Note 6	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 0.1 \text{ to } 0.7 \text{ * } I_{MAX}$		84		%
PFM Mode		·				
Output voltage	V <sub>BUCK</sub>	Programmable in 10 mV steps	0.3		1.57	V
Typical automatic mode switching current	I <sub>AUTO_THR</sub>			260		mA
Output current	I <sub>OUT_PFM</sub>			300		mA
Current limit	I <sub>LIM_PFM</sub>			600		mA
		I <sub>OUT</sub> = 0				
Quiescent current	$I_{Q\_PFM}$	Forced PFM mode		27	32	μA
		AUTO mode	1	35	42	
Frequency of operation			0		3	MHz
Efficiency Note 6	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 10 \text{ mA}$		86		%

- Note 1 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 2 Minimum tolerance 35 mV
- Note 3 Measured at C<sub>OUT</sub>, depends on parasitics of PCB and external components when remote sensing
- Note 4 Current limit values are doubled in full-current mode
- Note 5 Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ
- Note 6 Depends on external components and PCB routing



### 5.8.2 BUCKPRO

Table 19: BUCKPRO, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	V <sub>DD</sub>	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50 %			μF
		Half-current mode		2 * 22	+30 %	μι
		Full-current mode		2 * 47		
Output capacitor ESR		Including wiring parasitics f > 100 kHz				
		Half-current mode Couτ = 2 * 22 μF		15	50	mΩ
		Full-current mode Couτ = 2 * 47 μF		7.5	25	
Inductor value	L <sub>виск</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
PWM Mode						
Output voltage	V <sub>BUCK</sub>	Programmable in 10 mV steps Note 1	0.53		1.8	V
Output voltage accuracy		Including static line/load regulation and voltage ripple  IOUT = IMAX  Note 2	.ფ		+3	%
		Excluding static line/load regulation and voltage ripple  T <sub>A</sub> = 25 °C  V <sub>BUCK</sub> > 1 V  V <sub>DD</sub> = 5 V	-1		+1	
Transient load regulation	V <sub>TR_LD</sub>	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 200 \text{ mA} / 0.8 * I_{MAX}$ $dI/dt = 3 \text{ A}/\mu\text{s}$ $L_{BUCK} = 1.0 \mu\text{H}$ Note 3		20	50	mV
Transient line regulation	V <sub>TR_LINE</sub>	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		0.2	3	mV
Output current	I <sub>MAX</sub>	Half-current mode	1250			m^
		Full-current mode	2500			mA
Current limit (programmable)	Ішм	BPRO_ILIM=0000	-20 %	500	+20 %	mA
		BPRO_ILIM=1111	-20 %	2000	+20 %	mA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Quiescent current in OFF mode	I <sub>Q_OFF</sub>				1	μA
Quiescent current in PWM mode	I <sub>Q_ON</sub>	Half-current mode		9.0		mA
		Full-current mode		11.0		
Switching frequency Note 4	f	OSC_FRQ = 0000	2.85	3	3.15	MHz
Switching duty cycle	D		10.6		84	%
Output pull-down resistor	R <sub>PD</sub>	@ V <sub>OUT</sub> = 0.5 V Can be disabled via BPRO_PD_DIS		80	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Half-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
		Full-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		80	-	
NMOS ON resistance	R <sub>NMOS</sub>	Half-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ
		Full-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		30		
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 0.1 \text{ mA to } 0.7 \text{ * } I_{MAX}$		84		%
PFM Mode						
Output voltage	V <sub>BUCK</sub>	Programmable in 10 mV steps	0.53		1.8	<
Typical automatic mode switching current	I <sub>AUTO_THR</sub>			260		mA
Output current	I <sub>OUT_PFM</sub>			300		mA
Current limit	I <sub>LIM</sub>			600		mA
Quiescent current	I <sub>Q_PFM</sub>	I <sub>OUT</sub> = 0 mA				μА
		Forced PFM mode		22	25	
		AUTO mode		30	35	
Frequency of operation	f		0		3	MHz
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 10 \text{ mA}$		86		%



Parameter	Symbol	Test Conditions		Тур	Max	Unit
VTT Mode						
Input voltage	$V_{DD}$	$V_{DD} = V_{SYS}$	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50 %	2 * 47	+30 %	μF
Output capacitor ESR	R <sub>COUT_ESR</sub>	ESR of C <sub>OUT</sub> @ f > 100 kHz + track impedance		7.5	25	mΩ
Inductor value	L <sub>BUCK</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
Output voltage	V <sub>BUCK</sub>	$V_{BUCK} = V_{DDQ}/2$	0.675		1.3	V
Output voltage accuracy	V <sub>BUCK_ACC</sub>	Relative to VTTR Including static line and load regulation	- 3		4	%
Output voltage ripple	V <sub>BPRO_RPL</sub>	I <sub>OUT</sub> = 1 A C <sub>ESR</sub>		10	30	mV
		Half-current mode $V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 0.7 \text{ V}$ $I_{OUT} = 10 \text{ mA to 1 A}$ $I_{OUT} = -750 \text{ mA to -10 mA}$ $L_{BUCK} = 0.24 \mu\text{H}$ $dI/dt = 3 \text{ A/}\mu\text{s}$		20	40	
		Full-current mode $V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 0.75 \text{ V}$ $I_{OUT} = 10 \text{ mA to } 1.4 \text{ A}$ $I_{OUT} = -10 \text{ mA to } -1.4 \text{ A}$ $L_{BUCK} = 0.24  \mu\text{H}$ $dI/dt = 3 \text{ A/}\mu\text{s}$		20	40	
Transient load regulation	V <sub>TR_LD</sub>	Full-current mode $V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 0.7 \text{ V}$ $I_{OUT} = 10 \text{ mA to } 1.1 \text{ A}$ $I_{OUT} = -10 \text{ mA to } -1.1 \text{ A}$ $L_{BUCK} = 0.24  \mu\text{H}$ $dI/dt = 3 \text{ A/}\mu\text{s}$		20	40	- mV
		Full-current mode $V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 0.675 \text{ V}$ $I_{OUT} = 10 \text{ mA to } 900 \text{ mA}$ $I_{OUT} = -10 \text{ mA to } -900 \text{ mA}$ $L_{BUCK} = 0.24  \mu\text{H}$ $dI/dt = 3 \text{ A/}\mu\text{s}$		20	40	
Maximum		Half-current mode V <sub>BUCK</sub> = 0.7 V	-550		1250	mA
Maximum output current	I <sub>MAX</sub>	Full-current mode V <sub>BUCK</sub> = 0.75	-1400		2500	mA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Full-current mode V <sub>BUCK</sub> = 0.7 V	-1100		2500	
		Full-current mode V <sub>BUCK</sub> = 0.675 V	-900		2500	
Turn-on time	t <sub>ON</sub>	V <sub>BUCK</sub> = 0.75 V BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 μs BUCK4_ILIM = 1500 mA		0.33	1.2	ms
VTTR Buffer						
Feedback voltage	VDDQ	$V_{DD} = V_{SYS}$	1.35		2.6	V
Output voltage	V <sub>VTTR</sub>	$I_{OUT} = 0$ mA to $I_{VTTR}$	0.675	VDDQ/2	1.3	V
Voltage accuracy	V <sub>VTTR_ACC</sub>	V <sub>VTTR_ACC</sub> related to VDDQ input voltage	-1	VDDQ/2	+1	%
Output capacitor	Соит	Including voltage and temperature coefficient	-50 %	0.1	+30 %	μF
Sink/source current	I <sub>OUT</sub>		-10		10	mA

Note 1 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.

Note 2 Minimum tolerance 35 mV

Note 3 Measured at C<sub>OUT</sub>, depends on parasitics of PCB and external components when remote sensing

Note 4 Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ

Note 5 Depends on external components and PCB routing



# **5.8.3 BUCKMEM**

Table 20: BUCKMEM, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	$V_{DD}$	$V_{DD} = V_{SYS}$	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50 %	2 * 22	+30 %	μF
		Merged mode		2 * 47		
		Including wiring parasitics f > 100 kHz				
Output capacitor ESR		C <sub>OUT</sub> = 2 * 22 μF		15	50	mΩ
		C <sub>OUT</sub> = 2 * 47 µF		7.5	25	11122
Inductor value	L <sub>BUCK</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
Output voltage	V <sub>BUCK</sub>	Programmable in 20 mV steps	0.8		3.34	V
Output voltage accuracy		Including static line/load regulation and voltage ripple  I <sub>OUT</sub> = I <sub>MAX</sub> Note 1	-3		+3	
		Excluding static line/load regulation and voltage ripple  T <sub>A</sub> = 25 °C  V <sub>DD</sub> = 5 V  V <sub>BUCK</sub> > 1 V	-2		+2	%
Transient load regulation	V <sub>TR_LD</sub>	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 200 \text{ mA } / 0.8 \text{ * } I_{MAX}$ $dI/dt = 3 \text{ A/}\mu\text{s}$ $Note 2$	-4		+4	%
Transient line regulation	V <sub>TR_LINE</sub>	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		0.2	3	mV
Output current	I <sub>MAX</sub>		1500			mA
Current limit	I <sub>LIM</sub>	BMEM_ILIM = 0000	-20 %	1500	+20 %	mA
(programmable)	Note 3	BMEM_ILIM = 1111	-20 %	3000	+20 %	mA
Quiescent current in OFF mode	I <sub>Q_OFF</sub>				1	μΑ
Quiescent current in PWM mode	I <sub>Q_ON</sub>	I <sub>OUT</sub> = 0 mA		9		mA
Switching frequency Note 4	f	OSC_FRQ = 0000	2.85	3	3.15	MHz
Switching duty cycle	D		14.5		100	%
Output pull-down resistor		V <sub>BUCK</sub> = 0.5 V		80	200	Ω



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Disabled via BMEM_PD_DIS				
PMOS ON resistance	R <sub>PMOS</sub>	Including pin and routing $V_{SYS} = 3.6 \text{ V}$		160		mΩ
NMOS ON resistance	R <sub>NMOS</sub>	Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 0.1 \text{ mA to } 0.7 \text{ Max}$		83		%
PFM Mode						
Output voltage	V <sub>виск</sub>	Programmable in 20 mV steps	0.8		3.34	V
Typical automatic mode switching current				260		mA
Output current	I <sub>MAX</sub>			300		mA
Current limit	I <sub>LIM</sub>			600		mA
		I <sub>OUT</sub> = 0 mA				
Quiescent current	$I_{Q\_PFM}$	Forced PFM mode		22	25	
		AUTO mode		30	35	μA
Frequency of operation	f		0		3	MHz
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 10 \text{ mA}$		86		%

- Note 1 Minimum tolerance 35 mV
- Note 2 Measured at C<sub>OUT</sub>, depends on parasitics of PCB and external components when remote sensing
- Note 3 The current limits are automatically doubled when BUCKMEM is merged with BUCKIO
- Note 4 Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ
- Note 5 Depends on external components and PCB routing



# **5.8.4 BUCKIO**

Table 21: BUCKIO, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	V <sub>DD</sub>	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50%	2x22	+30%	μF
Output capacitor ESR		f > 100 kHz All caps + track impedance		15	50	mΩ
Inductor value	L <sub>виск</sub>	Including current and temperature dependence	0.7	1.0	1.3	μΗ
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
PWM Mode						
Output voltage	V <sub>виск</sub>	Programmable in 20 mV steps Note 1	0.8		3.34 Note 2	V
		Including static line/load regulation and voltage ripple @ I <sub>OUT</sub> = I <sub>MAX</sub>	-3	Note 3	+3	
Output voltage accuracy		$T_A = 25$ °C $I_{OUT} = 0$ $V_{OUT} > 1$ V $V_{DD} = 5$ V	-2		+2	%
Load regulation transient	V <sub>TR_LD</sub>	$I_{OUT} = 200 \text{ mA/0.8 * } I_{MAX}$ $dI/dt = 3 \text{ A/}\mu\text{s}$	-4	Note 4	+4	%
Line regulation transient	V <sub>TR_LINE</sub>	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		0.2	3	mV
Output current	I <sub>MAX</sub>		1500			mA
Current limit	I <sub>LIM</sub>	BIO_ILIM=0000	-20 %	1500	20 %	mA
(programmable)	ILIM	BIO_ILIM=1111	-20 %	3000	20 %	mA
Quiescent current in OFF mode	I <sub>Q_OFF</sub>				1	μΑ
Quiescent current in PWM mode	I <sub>Q_ON</sub>			9		mA
Switching frequency	f		2.85	3	3.15	MHz
Switching duty cycle	D		14.5		100	%
Output pull-down resistor		V <sub>OUT</sub> = 0.5 V Can be disabled via BIO_PD_DIS		80	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
NMOS ON resistance	R <sub>NMOS</sub>	Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.8 \text{ V}$ $I_{OUT} = 0.1 \text{ to } 0.7 \text{ * } I_{MAX}$		87		%



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
PFM Mode								
Typical automatic mode switching current				260		mA		
Output current	I <sub>MAX</sub>			300		mA		
Current limit	I <sub>LIM</sub>			600		mA		
Quiescent current in PFM mode	I <sub>Q_PFM</sub>	I <sub>OUT</sub> = 0		22	25 Note 6	μΑ		
Frequency of operation			0		3	MHz		
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.8 \text{ V}$ $I_{OUT} = 10 \text{ mA}$		90		%		

- Note 1 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 2 Maximum V<sub>DD</sub> to 0.7 V
- Note 3 Minimum tolerance 35 mV
- Note 4 Measured at C<sub>OUT</sub>, depends on parasitics of PCB and external components when remote sensing
- Note 5 Depends on external components and PCB routing
- Note 6 <35 µA with automatic mode switching enabled

## 5.8.5 BUCKPERI

Table 22: BUCKPERI, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input voltage	$V_{DD}$	$V_{DD} = V_{SYS}$	2.8		5.5	V
Output capacitor	Соит	Including voltage and temperature coefficient	-50 %	2 x 22	+30 %	μF
Output capacitor ESR		f > 100 kHz All caps + track impedance		15	50	mΩ
Inductor value	L <sub>BUCK</sub>	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance	L <sub>ESR</sub>			55	100	mΩ
Output voltage	Output voltage V <sub>BUCK</sub>		0.8		3.34 Note 2	V
		Including static line/load regulation and voltage ripple IOUT = IMAX	-3	Note 3	+3	
Output voltage accuracy		$T_A = 25 \text{ °C}$ $I_{OUT} = 0$ $V_{OUT} > 1 \text{ V}$ $V_{DD} = 5 \text{ V}$	-2		+2	%



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Load regulation transient	V <sub>TR_LD</sub>	I <sub>OUT</sub> = 200 mA/0.8 * I <sub>MAX</sub> dI/dt = 3 A/μs	-4	Note 4	+4	%
Line regulation transient	V <sub>TR_LINE</sub>	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		0.2	3	mV
Output current	I <sub>MAX</sub>		1500			mA
Current limit		BPERI_ILIM = 0000	-20%	1500	+20%	mA
(programmable)	I <sub>LIM</sub>	BPERI_ILIM = 1111	-20%	3000	+20%	mA
Quiescent current in OFF mode	I <sub>Q_OFF</sub>			1	μA	
Quiescent current in PWM mode	I <sub>Q_ON</sub>			9		mA
Switching frequency	f		2.85	3	3.15	MHz
Switching duty cycle	D		14.5		100	%
Output pull-down resistor		V <sub>OUT</sub> = 0.5 V Can be disabled via BPERI_PD_DIS		80	200	Ω
PMOS ON resistance	R <sub>PMOS</sub>	Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
NMOS ON resistance	R <sub>NMOS</sub>	Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 2.86 \text{ V}$ $I_{OUT} = 0.1 \text{ to } 0.7 \text{ * } I_{MAX}$		91		%
PFM Mode						
Typical automatic mode switching current				260		mA
Output current	I <sub>MAX</sub>			300		mA
Current limit	I <sub>LIM</sub>			600		mA
Quiescent current in PFM mode	I <sub>Q_PFM</sub>	I <sub>OUT</sub> = 0		22	25 Note 6	μΑ
Frequency of operation			0		3	MHz
Efficiency Note 5	η	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 2.86 \text{ V}$ $I_{OUT} = 10 \text{ mA}$		93		%

- Note 1 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 2 Maximum  $V_{DD}$  to 0.7 V
- Note 3 Minimum tolerance 35 mV
- Note 4 Measured at C<sub>OUT</sub>, depends on parasitics of PCB and external components when remote sensing
- Note 5 Depends on external components and PCB routing
- Note 6 < 35  $\mu$ A with automatic mode switching enabled



# 5.8.6 Typical Characteristics




Figure 8: BUCKCORE1 Efficiency in AUTO Mode,  $V_{OUT} = 1.2 \text{ V}$ 




Figure 9: BUCKCORE2 Efficiency in AUTO Mode,  $V_{OUT} = 1.2 \text{ V}$ 






Figure 10: BUCKPRO Efficiency in AUTO Mode,  $V_{OUT} = 1.2 \text{ V}$ 




Figure 11: BUCKMEM Efficiency in AUTO Mode, V<sub>OUT</sub> = 1.2 V






Figure 12: BUCKIO Efficiency in AUTO Mode,  $V_{OUT} = 1.8 \text{ V}$ 




Figure 13: BUCKPERI Efficiency in AUTO Mode, V<sub>OUT</sub> = 2.86 V



# 5.9 General Purpose ADC

Table 23: General Purpose ADC,  $T_J$  = -40  $^{\circ}$ C to +125  $^{\circ}$ C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
ADC reference voltage	$V_{DD}$	V <sub>DD</sub> = VDDCORE	2.45	2.5	2.55	V
Off current					1	μA
ADC resolution				10		bit
ADC integral non linearity				± 2		LSB
ADC differential non linearity				± 0.8		LSB
ADC absolute accuracy				13	15	mV
Maximum source impedance	R <sub>SRC</sub> Note 1				120	kΩ
Input capacitance	C <sub>IN</sub>	Total input capacitance		10.5		pF
V <sub>SYS</sub> voltage range Channel 0		V <sub>SYS</sub> minus VDDCORE Vsys = 3.125*(ADC/255)+2.5 (Auto) Vsys = 3.125*(ADC/1023)+2.5 (Man)	2.5		5.5	V
ADCIN1 to 3 voltage range Channel 1 to 3		Vin= (ADC*2.5)/255 (Auto) Vin= (ADC*2.5)/1023 (Man)	0		2.5	V
Internal temperature Sensor voltage range Channel 4		T <sub>J</sub> = -0.398 * ADC +330	0		0.833	V
Regulator monitor voltage range Channel 8 to 10		Vreg = (ADC*5)/255	0		5.0	V
Inter channel isolation		Note 2		60		dB
ADCIN1,2 current source Note 3			-3%	1 to 40	3%	μА
COMP1V2 comparator level Channel 2				1.2		V

 $\label{eq:Note 1} \textbf{Note 1} \qquad \mathsf{R}_{\mathsf{SRC}} \text{ is the impedance of the external source the ADC is sampling}$ 

Note 2 80 dB for channel A2 (ADC\_IN2)

Note 3 Variance guaranteed for 10  $\mu A$  to 40  $\mu A$  and up to 2 V output voltage



## 5.10 Internal Oscillator

Table 24: Internal Oscillator, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Internal oscillator frequency		After trimming	5.7	6.0	6.3	MHz

# 5.11 POR, Reference Generation, and Voltage Supervision

Table 25: POR, Reference Generation and Voltage/Temperature Supervision,  $T_J$  = -40  $^{\circ}$ C to +125  $^{\circ}$ C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Deep discharge lockout lower threshold	VPOR_LOWER			2.0		٧
Deep discharge lockout upper threshold	VPOR_UPPER			2.3		V
Under-voltage lower threshold	VDD_FAULT_LOWER Note 1		2.5	2.8	3.25	<b>V</b>
Under-voltage lower threshold accuracy	VDD_FAULT_LOWER Accuracy			±2		%
Under-voltage upper threshold	VDD_FAULT_UPPER Note 2			VDD_FAULT_LOWER + VDD_HST_ADJ		V
Reference voltage	VREF		-1%	1.2	+1%	V
VREF decoupling capacitor				2.2		uF
VLNREF decoupling capacitor				2.2		uF
Reference current resistor	IREF		-1%	200	+1%	kΩ

Note 1 During production VDD\_FAULT\_LOWER voltage is configured via OTP over the range 2.5 V to 3.25 V in 50 mV steps.

# **5.12 Thermal Supervision**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal warning	TEMP_WARN	Note 1	110	125	140	ů
Thermal shutdown	TEMP_CRIT	Note 1	125	140	155	°C
Thermal POR threshold	TEMP_POR	Note 1	135	150	165	°C

Note 1 Thermal thresholds are non-overlapping.

Note 2 During production the hysteresis between VDD\_FAULT\_LOWER and VDD\_FAULT\_UPPER is configured via OTP over the range 100 mV to 450 mV in 50 mV steps, the hysteresis can be further changed through control VDD\_HYST\_ADJ.



# **6 Functional Description**

The DA9063L provides separate power domains for the host processor, memory, and peripherals to nable a flexible low-power system design. Multiple low-power modes permit varying combinations of peripherals to be powered off to conserve battery power. Other system components, such as DRAM and FLASH memory, RF transceivers, audio codec, and companion chips, are supplied from optimized regulators designed for dedicated power requirements. The DA9063L power supplies can be programmed to default voltages via OTP and provide system-configuration flexibility by selecting the power-up sequence of the regulators and switching converters.




Figure 14: Control Ports and Interface



# 6.1 Power Manager IO Ports

The power manager input ports are supplied from either the internal rail VDDCORE or VDD\_IO2, selected via PM\_I\_V. The output ports are supplied from VDD\_IO1 or VDD\_IO2, selected via PM\_O\_V (nVDD\_FAULT, GP\_FB1 via GPIO controls). During the initial start-up sequence all power manager IO ports (with the exception of nRESET and nIRQ) are in a high impedance (tri-state) mode until they are configured from OTP prior to reaching POWERDOWN mode. Output ports are push-pull except for nRESET and nIRQ, which can also be configured as open-drain via PM\_O\_TYPE.

## 6.1.1 On/Off Port (nONKEY)

The nONKEY signal is a wakeup interrupt/event intended to power-on the application supplied by DA9063L. The level of the debounced signal is provided by status flag nONKEY (asserted at low level). The nONKEY unit is always enabled so that the application can be powered-on when the GPIO extender is disabled. The IRQ assertion and wakeup event can be suppressed via the interrupt mask M\_nONKEY.

nONKEY provides four modes of operation selected by field nONKEY\_PIN in register CONFIG\_I.

Table 26: nONKEY\_PIN Settings

nONKEY_PIN	Description		
00	An E_nONKEY event is generated when the debounced signal from port nONKEY goes low (asserting edge). If not masked, an interrupt is signaled to the host via nIRQ (with wakeup during POWERDOWN mode).		
01	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. If the signal is low for longer than selected by KEY_DELAY, the DA9063L asserts the event E_nONKEY plus control nONKEY_LOCK when it reaches the selected key-press time.		
10	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. If the signal is low for longer than selected by KEY_DELAY, the DA9063L asserts the event E_nONKEY plus control nONKEY_LOCK when it reaches the selected key-press time and powers down by clearing control SYSTEM_EN.		
11	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. Control SYSTEM_EN is cleared and STANDBY asserted, which triggers a partial power down from a short press. If the signal is low for longer than selected by KEY_DELAY, the DA9063L asserts the event E_nONKEY plus control nONKEY_LOCK and clear SYSTEM_EN plus STANDBY when it reaches the selected pressing time (powers down to full POWERDOWN from a long press).		

For nONKEY\_PIN settings other than '00', the wakeup is not suppressed by an asserted M\_nONKEY. With an asserted nONKEY\_LOCK, the wakeup is only executed if the debounced nONKEY signal is asserted for more than the key-press time (selected by KEY\_DELAY, default 2 s). This behaves similarly to a keypad lock since any short (unintended) pressing of nONKEY does not wake the application. If the application also has wakeup from a short nONKEY press, the host has to clear nONKEY\_LOCK before entering POWERDOWN mode. In mode '10' when nONKEY key press is longer than the time selected by KEY\_DELAY, SYSTEM\_EN is re-asserted in mode '11'. SYSTEM\_EN is re-asserted from any consecutive pressing of nONKEY. nONKEY\_LOCK is automatically cleared by the DA9063L when powering up from POWERDOWN mode. POWERDOWN mode is described in Section 6.2.2.

#### Note

During DELIVERY mode, the functionality of nONKEY is restricted to a termination of this mode. To enable this feature, the pull-up resistor of nONKEY has to be connected to  $V_{SYS}$ . Asserting nONKEY stops the DELIVERY mode and triggers a start-up of the DA9063L.



### 6.1.2 Wakeup Port (CHG WAKE)

The CHG\_WAKE signal is a rising edge sensitive, wakeup interrupt/event intended to wake the DA9063L from an event on the companion charger (for example, supply insertion). The CHG\_WAKE port is always enabled so that the application can be powered-on with a disabled GPIO extender. The IRQ assertion and wakeup event can be suppressed via the interrupt mask M\_WAKE. During DELIVERY mode, asserting CHG\_WAKE terminates this mode.

# 6.1.3 Hardware Reset (nOFF, nSHUTDOWN, nONKEY, GPIO14, GPIO15, WATCHDOG)

The DA9063L nOFF port is an active-low input (no debouncing) typically initiated by an asserted error detection line. It asserts nSHUTDOWN in the fault register. The sequencer asserts port nRESET, and all domains and supplies of the DA9063L except LDOCORE are disabled in a fast emergency shutdown.

The DA9063L nSHUTDOWN port is an active-low input typically asserted from a host processor (or a push button switch). It asserts nSHUTDOWN in the fault register. The sequencer asserts port nRESET and then powers down all domains in reverse sequencer order down to slot 0 and all supplies of the DA9063L except LDOCORE are disabled. HOST\_SD\_MODE determines if normal power sequence timing or a fast shutdown is implemented.

The DA9063L includes a third hardware reset trigger that follows the debounced nONKEY signal after being asserted for a period greater than KEY\_DELAY + SHUT\_DELAY. The same can be achieved by a long parallel connection of GPI14 and GPI15 to ground. The long nONKEY shutdown and GPI014/15 shutdown are enabled by the power manager control register bits nONKEY\_SD and GPI14\_15\_SD.

If the hardware reset was initiated by a (debounced) press of nONKEY (or GPIO14 and GPIO15 together) longer than SD\_DELAY, the DA9063L initially only asserts control bit KEY\_RESET in the fault register and signals a non-maskable interrupt allowing the host to clear the armed reset sequence within 1 s. If the host does not clear KEY\_RESET then a shutdown to RESET mode is executed. KEY\_SD\_MODE determines if normal power sequence timing or a fast shutdown is implemented.

The DA9063L then waits for a valid wakeup event (for example, a key press) or starts the power sequencer automatically if AUTO BOOT is configured.

If the WATCHDOG has been disabled, this hardware reset can be used to turn off the application in the event of a software lock-up without removing the battery. This type of reset should only be used for severe hardware or software problems as it will completely reset the processor and could result in data loss.

## 6.1.4 Reset Output (nRESET)

The nRESET signal is an active-low output signal from DA9063L to the host processor that can either be push-pull or open drain (selected via PM\_O\_TYPE), which tells the host to enter the reset state. nRESET is always asserted at the beginning of a DA9063L cold start from NO-POWER and DELIVERY modes. It is asserted in ACTIVE mode before the DA9063L starts powering down to RESET mode (triggered from user, host, or an error condition detected by the DA9063L). nRESET may also be asserted (depending on nRES\_MODE setting) as a soft reset before the sequencer starts powering down without progressing to RESET mode.

An assertion of nRESET from voltage supervised regulators being out-of-range can be enabled via control MON\_RES (minimum assertion time 1 ms).

After being asserted, nRESET remains low until the reset timer has been started from the selected trigger signal and expires. The reset release timer trigger signal can be selected via RESET\_EVENT to be EXT\_WAKEUP, SYS\_UP, PWR\_UP, or leaving PMIC RESET state. The expiry time can be configured via RESET\_TIMER from 1 ms to 1 s.



## 6.1.5 System Enable (SYS\_EN)

SYS\_EN is an input signal from the host processor to the DA9063L that enables the regulators in domain SYSTEM. The feature is enabled using GPIO8\_PIN and configured as active-low or -high by GPIO8\_TYPE. It asserts SYSTEM\_EN and simultaneously generates an IRQ. It also triggers a wakeup event in POWERDOWN mode if enabled via GPIO8\_WEN. De-asserting SYS\_EN (changing from active to passive state) clears control SYSTEM\_EN which triggers a power down sequence into hibernate/standby mode (without IRQ assertion or wakeup event trigger). By setting nRES\_MODE, the port SYS\_EN can be used as a soft reset input with the assertion of nRESET before powering down. With the exception of supplies that have the xxxx\_CONF control bit asserted, all regulators in power domains POWER1, POWER, and SYSTEM are sequentially disabled in reverse order. Regulators with the <x>\_CONF bit set remain on but change the active voltage control registers from V<x>\_A to V<x>\_B (if V<x>\_B is not already selected).

The control register bit SYSTEM\_EN can also be used to power down domain SYSTEM by a software command. It can be read and changed via the control interfaces and can be initialized from OTP when leaving POWERDOWN mode. The DA9063L will not process any changes on port SYS\_EN or register control SYSTEM\_EN until the sequencer has stopped processing IDs.

### 6.1.6 Power Enable (PWR EN)

PWR\_EN is an input signal from the host processor to the DA9063L. The input signal can be configured as active-high or -low via GPIO9\_TYPE, and to trigger a wakeup event from POWERDOWN mode if configured via GPIO9\_WEN. Initialization, IRQ assertion and the direct control via register bit POWER\_EN is similar to the function of SYS\_EN in domain SYSTEM as described in Section 6.1.5. To ensure correct sequencing, SYSTEM\_EN (SYS\_EN) must be active before asserting PWR\_EN/POWER\_EN. When de-asserting PWR\_EN/POWER\_EN, the sequencer sequentially powers down POWER1 and POWER domains.

# 6.1.7 Power1 Enable (PWR1\_EN)

PWR1\_EN is an input signal from a host to the DA9063L. The input signal can be configured as active-high or -low via GPIO10\_TYPE, and to trigger a wakeup event in POWERDOWN mode if enabled via GPIO10\_WEN. Initialization, IRQ assertion and the direct control via register bit POWER1\_EN is similar to the function of SYS\_EN in domain SYSTEM as described in Section 6.1.5. POWER1 is a general purpose power domain.

## 6.1.8 GP FB1, General Purpose Signal 1 (EXT WAKEUP/READY)

This port supports two different modes selected by the control PM\_FB1\_PIN.

Table 27: PM\_FB1\_PIN Settings

PM_FB1_PIN	Description		
0	EXT_WAKEUP. This output signal to the host processor indicates a valid wakeup event during POWERDOWN mode. External signals that can trigger wakeup events are debounced before the EXT_WAKEUP signal is asserted. EXT_WAKEUP is released when register control SYSTEM_EN is asserted (minimum pulse duration = 500 µs).		
1	READY. The READY signal indicates on-going DVC or power sequencer activities. The READY signal is asserted (typically active-low) from the DA9063L power sequencer when the processing of IDs commences, and is released when the target power state (final sequencer slot) has been reached. READY is also asserted during DVC voltage transitions.		

The active level is configured via the control GPIO13\_MODE. The logical threshold voltage is selected by GPIO13\_TYPE.



## 6.1.9 GP\_FB2, General Purpose Signal 2 (PWR\_OK/KEEP\_ACT)

The GP\_FB2 port supports two different modes selected by the control PM\_FB2\_PIN.

Table 28: PM\_FB2\_PIN Settings

PM_FB2_PIN	Description		
0	PWR_OK. In this mode the port is a regulator status indicator. The port is an open drain output asserted if none of the selected regulators are out-of-range. The regulator monitoring via ADC must be enabled and all regulators to be monitored must have supervision enabled with the selected persistence, and mask bit M_REG_UVOV must be asserted. In case at least one of the supervised regulators is out-of-range or regulator monitoring is disabled, the PWR_OK signal is low.		
1	KEEP_ACT. If enabled, every assertion of the port (rising to active level edge sensitive) sets the watchdog trigger, similar to writing to bit WATCHDOG via the power manager bus. The host has to release KEEP_ACT before the next assertion during continuous watchdog supervision (if enabled). The minimum assertion and de-assertion cycle time is 150 μs.		

The output active level (and driver type) can be configured via GP\_FB2\_TYPE.

Alternatively, with BCORE\_MERGE = 1, FB in register BCORE1\_CFG set to 0b000 and MERGE\_SENSE = 0, the GP\_FB2 pin becomes a voltage feedback signal for BUCKCORE.

## 6.1.10 GP\_FB3, General Purpose Signal 3 (nVIB\_BRAKE)

The GP\_FB3 port supports two different modes selected by the control PM\_FB3\_PIN.

Table 29: PM\_FB3\_PIN Settings

PM_FB3_PIN	Description		
0	nVIB_BRAKE disabled.		
1	nVIB_BRAKE enabled. If LDO8 is configured as a vibrator motor driver, GP_FB3 can be configured to provide an external brake signal. The vibrator motor can be started or stopped by a change in the level on the nVIB_BRAKE signal. If the port is not used as a brake command, the vibration motor runs continuously at the speed configured by VIB_SET.		

GP FB3 TYPE defines the active level.

#### 6.1.11 Supply Rail Fault (nVDD\_FAULT)

nVDD\_FAULT is a signal to the host processor to indicate a supply voltage ( $V_{SYS}$ ) low status. Asserting nVDD\_FAULT indicates that the main supply input voltage is low ( $V_{SYS} < VDD_FAULT\_UPPER$ ) and therefore informs the host processor that the power will shut down soon. The event control E\_VDD\_WARN is asserted and the nIRQ line is asserted (if not masked). During POWER\_DOWN mode a wakeup is generated. After that the processor may operate for a limited time from the remaining battery capacity or the processor may enter a standby mode. As long as  $V_{SYS}$  does not recover, the host can re-enable the nIRQ line by asserting M\_VDD\_WARN or clearing E\_VDD\_WARN. The DA9063L starts a fault power down sequence. If  $V_{SYS}$  drops below VDD\_FAULT\_LOWER, the DA9063L enters RESET mode. The VDD\_FAULT\_LOWER threshold and the hysteresis on VDD\_FAULT\_UPPER are OTP configurable.

The nVDDFAULT port can alternatively be controlled by the state of the debounced V<sub>SYS</sub> monitor inside the ADC (selected via GPIO12\_PIN). The signal is asserted when the ADC detects three consecutive results below the configurable threshold VSYS\_MON (it becomes passive after three consecutive results above VSYS\_MON). This provides a variable power good signal to trigger boot activities on external ICs.

The active level/debounce, wakeup, and IO supply voltage can be selected via the controls GPIO12\_MODE, GPIO12\_WEN and GPIO12\_TYPE, respectively.



## 6.1.12 Interrupt Request (nIRQ)

The nIRQ is an output signal that can either be push-pull or open drain (selected via PM\_O\_TYPE). If an active high IRQ signal is required, it can be achieved by asserting control IRQ\_TYPE (recommended for push-pull mode). This port indicates that an interrupt-causing event has occurred and that event/status information is available in the EVENT and STATUS registers. Events are triggered by a status change at the monitored signals. When an event bit is set, the nIRQ signal is asserted (unless this interrupt is masked by a bit in the IRQ mask register). The nIRQ is not released until all event registers with asserted bits have been read and cleared. New events that occur during reading an event register are held until the event register is cleared, ensuring that the host processor does not miss them. The same happens to all events occurring while the sequencer processes time slots (that is, the generation of interrupts is delayed).

# 6.1.13 IO Supply Voltage (VDD\_IO1 and VDD\_IO2)

VDD\_IO1 and VDD\_IO2 are two independent IO supply rail inputs of the DA9063L that can be individually assigned to the power manager interfaces (see control bit GPI\_V), power manager IOs (see control bits PM\_O\_V, PM\_I\_V) and GPIOs (bits GPIOx\_TYPE). The rail assignment determines the IO voltage levels and logical thresholds, see Section 5.4. The selection of the supply rail for GPIOs is also partially used for their alternate functions, see Table 3. As an example, GPIO13\_TYPE determines the supply rail when this pin is configured as the GP\_FB1 output.



## 6.2 Operating Modes

#### 6.2.1 ACTIVE Mode

A running application is typically in ACTIVE mode. The DA9063L transitions to ACTIVE mode after the host processor performs at least one initial 'alive' watchdog write (or alternatively an initial assertion of the KEEP\_ACT port) inside the target time window. If the WATCHDOG function is disabled by setting TWDSCALE to zero, the DA9063L transitions to ACTIVE mode when all of the sequencer IDs in the POWER domain are complete.

In ACTIVE mode, the PMIC core functions as LDOCORE and internal oscillator are running. Typically additional features are enabled, such as the GPADC. The DA9063L can send interrupt requests to the host via a dedicated interrupt port (nIRQ) and status information can be read from the host processor via the power manager interface. Temperature and voltages inside and outside the DA9063L can be monitored and fault conditions can be flagged to the host processor.

#### 6.2.2 POWERDOWN Mode

The DA9063L is in POWERDOWN mode when the power domain SYSTEM is disabled (even partially). This can be achieved when progressing from NO-POWER/DELIVERY mode or by returning from ACTIVE mode. A return from ACTIVE mode is initiated by low power mode instructions from the host (for example, releasing signal SYS\_EN or clearing register bit SYSTEM\_EN), from the user by asserting nONKEY (if nONKEY\_PIN='1x') or as an interim state during a shutdown to RESET mode.

During POWERDOWN mode LDOCORE, VREF reference voltage, the nONKEY pin, CHG\_WAKE port, and the calendar counter are active. Dedicated power supplies can be kept enabled during POWERDOWN mode if their xxx\_CONF bits are asserted (supply voltage settings are taken from the respective Vxxx\_B registers).

GPIO ports, the GPADC, and the control interfaces also remain active in POWERDOWN mode if not configured otherwise via register PD\_DIS. Disabling these blocks during POWERDOWN mode reduces quiescent current, especially if all blocks that require an oscillator clock are disabled (HS2WIRE\_DIS, GPADC\_PAUSE,GPI\_DIS, PMCONT\_DIS). If required, the application supervision by the WATCHDOG timer can be continued in POWERDOWN mode via WATCHDOG\_PD. If the host will not communicate with the DA9063L during POWERDOWN mode, then the control interfaces may also be temporarily disabled (see controls HS2WIRE\_DIS).

If the sequencer pointer has stopped at position PART\_DOWN (inside domain SYSTEM) it results in a partial power down. When on the way down the sequencer pointer reaches position 0, relevant regulators with corresponding position 0 IDs that have cleared control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltages change to the values defined in VBxxx\_B/VLDOxx\_B when control DEF\_SUPPLY is asserted. When DEF\_SUPPLY is released, slot 0 is not processed by the sequencer, hence regulators with an ID pointing to slot 0 remain unchanged. Following the next wakeup event Vxxx\_A voltage levels and the sequencer power domain controls/timers are set to their default OTP values if OTPREAD\_EN is asserted.

When nONKEY\_SD is asserted and the key is continuously pressed for longer than the time selected by KEY\_DELAY + SHUT\_DELAY, it asserts KEY\_RESET to indicate that the transition to RESET mode was triggered by a long nONKEY, see Section 6.1.1.

When the device is in POWERDOWN or RESET mode, asserting ECO\_MODE enables low power. This is achieved internally by using a pulsed mode for VDDCORE and reference voltage generation. This maintains basic functionality but full parametric compliance is no longer guaranteed (as it affects ADC precision, buck performance, LDO voltage resolution, and so on). The pulsed mode is driven from a (free-running) low-power on-chip oscillator.



## 6.2.3 RESET Mode

The DA9063L is in RESET mode when a complete application shutdown is required. The RESET mode can be triggered by the user, a host processor or by an action on the DA9063L, as outlined below:

- By the user:
  - from a long press of nONKEY (interruptible by host)
  - o from a long parallel assertion of GPIO14 and GPIO15 (interruptible by host)
- By pressing a reset switch connected to port nSHUTDOWN (non-interruptible)
- Forced from the host processor (non-interruptible) by:
  - asserting port nSHUTDOWN (falling edge)
  - writing to register bit SHUTDOWN
- By an error condition that forces a RESET mode (non-interruptible):
  - no WATCHDOG write (KEEP\_ACT signal assertion) from the host inside the watchdog time window (if watchdog was enabled)
  - an under-voltage detected at V<sub>SYS</sub> (V<sub>SYS</sub> < VDD\_FAULT\_LOWER)</li>
  - o an internal die over-temperature
- Forced by the error detection line (non-interruptible):
  - by asserting port nOFF (falling edge)

The controls INT\_SD\_MODE, HOST\_SD\_MODE, and KEY\_SD\_MODE can be used to individually configure the shutdown sequences from an internal fault, host or user trigger. In each case, the sequence can be configured to implement either the reverse timing of the power-up sequence or an immediate transition into RESET mode, skipping any delay from the sequencer or dummy slot timers. Asserting nOFF always triggers a fast emergency shutdown. To allow the host to determine the reason for the reset, the source is recorded in FAULT\_LOG (as either the KEY\_RESET or nSHUT\_DOWN bit). The host processor clears FAULT\_LOG by writing asserted bits with a 1.

#### Note

- KEY\_SD\_MODE = 1 enables a full POR following a long press of ONKEY or a long assertion of GPIO14 and 15.
- In the case of an aborted OTP read, the DA9063L enters RESET mode without asserting any bits in FAULT\_LOG.

A shutdown to RESET mode begins with the DA9063L asserting the nRESET port. Then domain SYSTEM is completely powered down (sequencer position 0) at which time the device has reached RESET mode: this is a low current consumption state. The only circuits in RESET mode remaining active are LDOCORE (at a reduced level of 2.2 V), the control interfaces and GPIOs, the VREF reference, and the comparators for over-temperature and  $V_{\rm SYS}$  level. Regulators and blocks are automatically disabled to avoid draining the battery. During the DA9063L RESET mode, the host processor can be held in a RESET state via port nRESET.



When entering RESET mode, all user and system events are cleared. When leaving RESET mode, the complete DA9063L register configuration is reloaded from OTP (with the exception of AUTO\_BOOT in case of a VDD\_START fault).

#### Note

FAULT\_LOG, GP\_ID\_10 to GP\_ID\_19 and other non-OTP loaded registers remain unchanged when leaving RESET mode.

nRESET is always asserted low after a cold start from NO-POWER or DELIVERY mode and can also be asserted (depending on configuration of nRES\_MODE) before the sequencer starts to power down towards POWERDOWN mode.

Some reset conditions such as shutdown via register write, watchdog error, or over-temperature automatically expire (that is, are automatically cleared by the device as it shuts down). Other RESET triggers such as via port nOFF or nSHUTDOWN need to be released before the DA9063L can move from RESET to POWERDOWN mode. In the case that the application requires regulators to discharge in advance of a consecutive power-up sequence, a minimum duration of the RESET mode can be selected via RESET\_DUR.

If the reset was initiated by user action from a long nONKEY key-press (or GPI14 and GPI15), bit KEY\_RESET is set and the nIRQ port asserted. After 1 s the shutdown sequence is started, unless this is inhibited by the host clearing KEY\_RESET within this 1 s period (by writing a 1 to the related bit in register FAULT\_LOG). When the RESET condition has been removed, the DA9063L requires the presence of a good supply (V<sub>SYS</sub> > VDD\_FAULT\_UPPER and able to provide enough power) before it can start-up again and move into POWERDOWN mode.

#### 6.2.4 DELIVERY Mode

The DELIVERY mode provides the lowest possible quiescent current, allowing connected precharged batteries to maintain charge prior to the end-user starting the device for the first time. During DELIVERY mode, only the nONKEY, CHG\_WAKE, and the V<sub>DDREF</sub> detection circuitry is enabled.

#### 6.2.5 NO-POWER Mode

The DA9063L enters NO-POWER mode when VDDCORE drops below the VPOR\_LOWER threshold. As long as VDDCORE stays below the VPOR\_UPPER threshold, an internal power-on-reset (nPOR) signal remains asserted. In this mode, only the VDDCORE threshold comparator is active. This comparator simply checks for a condition that allows the DA9063L to turn on again. When a good supply is subsequently available again on V<sub>DDREF</sub> (> 2.4 V), VDDCORE is able to rise above VPOR\_UPPER and the DA9063L leaves NO-POWER mode.

## 6.2.6 Power Commander Mode

This is a special mode for evaluation and configuration development. In Power Commander mode, the DA9063L is configured to load the control register default values from the HS 2-WIRE interface, instead of from the OTP cells, so that un-programmed DA9063L samples will power up, allowing evaluation and verification of a proposed user configuration.

Power Commander mode is enabled by connecting TP to a 3.3 V to 5.0 V voltage.

#### Note

In Power Commander mode, GPI14 and 15 are configured for HS 2-WIRE interface operation (with VDDCORE as the supply) and GPO12 is configured as an output for nVDD\_FAULT. Any register writes or OTP loads which can change this configuration are ignored until DA9063L has exited from Power Commander mode.

After leaving the POR state, the DA9063L informs the system that it is waiting for a programming sequence by driving nVDD\_FAULT low. The software running on the PC monitors nVDD\_FAULT and responds by downloading the values into the configuration registers within DA9063L. nVDD\_FAULT is automatically released after the download is complete.



There are two programming sequences performed in Power Commander mode. The first takes place between RESET and POWERDOWN mode and the second between POWERDOWN and SYSTEM mode.

#### Note

To correctly configure DA9063L, addresses 0x0A to 0x36, 0x82 to 0xCF, and 0x104 to 0x12E should be programmed during the first sequence. Registers 0x0E, 0x82, and 0xA3 to 0xB3 should be programmed during the second sequence.

When the first programming sequence is complete, DA9063L will be in POWERDOWN mode. Progression from this mode is determined by the values programmed for SYS\_EN and AUTO\_BOOT. If DA9063L has been directed to progress from POWERDOWN mode then it drives pin nVDD\_FAULT low for a second time to request that the SW performs the second programming sequence.

Once the second programming sequence is complete, the progress of the power-up sequence is controlled by the values loaded during the programming sequence.

The programmed configuration can be identified by reading the fuse register CONFIG\_ID.

#### Note

During Power Commander mode, the fault detection status bit VDD\_FAULT and the level at the related pin nVDD-FAULT do not match and do not indicate a low voltage level at VDDOUT. An enabled shutdown from a 5 s assertion of GPIO14/15 will be ignored during POWER Commander mode. Any nIRQ and event assertion when accessing the HS 2-WIRE interface (E\_GPI14) is suppressed in this mode.



# 6.3 Start-Up from NO-POWER Mode

## 6.3.1 Power-On-Reset (nPOR)

The DA9063L generates an internal power-on-reset nPOR (active low) following the initial connection of a supply to  $V_{DDREF}$ .

While the VDDCORE voltage is below the threshold VPOR\_UPPER, the internal signal nPOR is driven low and the DA9063L will not start-up. This is NO-POWER mode. When the VDDCORE voltage rises above VPOR\_UPPER, the following occur:

- The nPOR is driven high (flagged by the POR bit being set in register FAULT\_LOG).
- The oscillator is enabled.
- The VREF reference is enabled.
- The complete OTP block is read and stored in the register bank.
- The DA9063L progresses into POWERDOWN mode.

From POWERDOWN mode, the DA9063L continues through the power-up sequence if either:

- the power domain SYSTEM was enabled by the input port, SYS\_EN, or,
- the power domain SYSTEM was enabled in OTP settings and AUTO\_BOOT was enabled.

With AUTO\_BOOT disabled and the power domain SYSTEM enabled in OTP settings, a non-suppressed wakeup event allows the DA9063L to continue through the power-up sequence.

# 6.4 Exiting Reset Mode and Application Wakeup

DA9063L offers two types of wakeup event, user events and system events (see Table 30). Non-suppressed user events (for example, nONKEY, CHG\_WAKE or from GPIOs) are always processed and trigger a wakeup.

To exit RESET mode, the DA9063L requires either  $V_{SYS}$  to rise above the threshold VDD\_FAULT\_UPPER, or a user event. However, if the previous power-up sequence terminated with a shutdown to RESET mode that was caused by a VDD\_START fault,  $V_{SYS}$  must rise instead above the higher threshold of VDD\_FAULT\_UPPER + 250 mV. If the consecutive power-up sequence is also terminated with an under-voltage error, this threshold increases further to VDD\_FAULT\_UPPER + 500 mV. From then on, AUTO\_BOOT and wakeup from non-user events are temporarily disabled. AUTO\_BOOT and wakeup from non-user events are re-enabled after the application has successfully powered up to ACTIVE mode for a time > 16 s: this also resets the start-up threshold (to VDD\_FAULT\_UPPER + 0 mV).

During a VDD\_START fault with  $V_{SYS} > \sim 3.7$  V, the DA9063L requires a user event to leave the RESET mode. Until the host has been booted, an OTP-enabled flashing LED may be driven from GPIO11, 14, or 15 to indicate to the user that the device is supplied with (insufficient) power. When CHG\_WAKE is connected to a charger, the VDDSTART-triggered LED flashing continues as long as an external supply is charging the battery. The flashing LED can be configured via controls RESET\_BLINKING, BLINK\_DUR, and BLINK\_FRQ. After the application is running, the blinking LED can be stopped via a host register write.

Wakeup events can be individually suppressed by setting the related nIRQ mask bit. When nONKEY\_LOCK is asserted a wakeup requires the debounced signal from nONKEY to be low for a time longer than the configured KEY\_DELAY. It is not recommended to mask system events, instead disable the unwanted event sources (for example, GPIs, GPADC, 1.2 V comparator). The wakeup from GPIOs (or selected alternate features that use a shared GPI event) has to be enabled via GPI

After a valid wakeup condition is detected, a subset of the OTP configuration is read and the values are used to reconfigure the regulator voltage registers Vxxx\_A, the power domain enable settings (if not suppressed via SYSTEM\_EN\_RD) and the sequencer timer.

DA9063L then asserts the EXT\_WAKEUP signal towards the host processors and configures regulators with an ID pointing at slot 0 to their target state. If the power domains are not pre-enabled from OTP settings, the host processor must control further application start-up (via the power domain



enable ports, SYS\_EN, PWR\_EN and PWR1\_EN). Alternatively the DA9063L continues powering-up the OTP-enabled domains via the power domain sequencer, but the power sequencer will not start to enable the system supplies unless SYSTEM\_EN is asserted.

Progression to ACTIVE mode requires assertion of POWER\_EN from the host via port PWR\_EN, a register write, or enabled in OTP. After starting the WATCHDOG timer the host processor must assert the WATCHDOG bit within the configured time window. If this does not happen, the statemachine terminates ACTIVE mode and returns to RESET mode.

**Table 30: Wakeup Events** 

Signal : Event	Wakeup	User Event	System Event	IRQ
V <sub>SYS</sub> monitor : E_VDD_MON	Х		Х	Х
VDD_FAULT pre-warning : E_VDD_WARN	Х		Х	Х
Voltage comparator flipped : E_COMP1V2	Х		Х	Х
Pressed On key : E_nONKEY	Х	Х		Х
Wakeup from companion charger : E_WAKE	Х	Х		Х
LDO over current detect : E_LDO_LIM	Х		Х	Х
Regulator voltage out-of-range : E_REG_UVOV	Х		Х	Х
Critical junction temperature : E_TEMP	Х		Х	Х
Power sequencing ready : E_SEQ_RDY			Х	Х
Voltage ramping ready : E_DVC_RDY			Х	Х
Manual ADC result ready : E_ADC_RDY			Х	Х
GPIOs passive to active transition : E_GPIx	Х	Х		Х
ADC 1, 2, 3 threshold : via GPI0, 1, 2	Х		Х	Х
SYS_EN, PWR_EN, PWR1_EN (passive to active transition) : via GPIO8, 9, 10	Х		Х	Х
HS 2-WIRE interface : via GPIO14	Х		Х	Х



# 6.5 Power Supply Sequencer

The DA9063L power supplies are enabled with a sequencer that contains a programmable step timer, a programmable ID array of slot pointers, and four predefined pointers (SYSTEM\_END, POWER\_END, MAX\_COUNT, and PART\_DOWN), as illustrated by Figure 15. The sequencer is able to control up to 32 IDs (6 bucks, 5 LDOs, 5 external FET/IC controls, a Wait ID (GPI10), and an ID to activate power down settings), which can be grouped to three power domains.

The power domains have configurable size and their borders are described by the location pointers SYSTEM END, POWER END, and MAX COUNT.

The lowest level power domain SYSTEM starts at step 1 and ends at the step that is described by the location pointer SYSTEM\_END. The second level domain POWER starts at the successive step and ends at POWER\_END. The third level domain POWER1 starts at the consecutive step and ends at MAX\_COUNT. The values of pointer SYSTEM\_END, POWER\_END, and MAX\_COUNT are predefined in OTP registers and should be configured as SYSTEM\_END < POWER\_END < MAX\_COUNT.

The domain system can be thought of as the minimum set of supplies required to enable the core of the target system.

If the control OTPREAD\_EN is enabled, the regulator voltages, sequence domain enables (if not suppressed via control SYSTEM\_EN\_RD), and the sequence timer are reset to their OTP values during the transition from power down to system.

The second level domain POWER includes supplies that are required on top to trigger the application and set the DA9063L into ACTIVE mode. POWER1 can be understood as one of the POWER domains that can be used for further sequenced control of supply blocks during ACTIVE mode (for example, for a sub-application like WLAN or a baseband chipset).

#### Note

It is recommended that the system is configured to reach ACTIVE mode before running applications.

#### 6.5.1 Powering Up

All buck converters and LDOs of DA9063L have a unique sequencer ID. The power-up sequence is defined by an OTP register bank that contains a series of supplies (and other features), each of which point to a selected sequencer time slot. Several supplies can point to the same time slot which is therefore enabled in parallel by the sequencer. Time slots that have no IDs pointing at them are dummy steps that do nothing but insert a configurable time delay (marked in Figure 15 as D). Supplies/IDs that do not point to a sequencer time slot between 1 and MAX\_COUNT are not enabled by the power sequencer but can be controlled individually by the host (via the power manager interface).

During power-up, the sequencer starts at slot 0. If DEF\_SUPPLY is asserted, it checks all regulators for an ID pointing to slot 0. Cleared LDOxx\_AUTO/BUCKxxx\_AUTO/xxx\_SW\_AUTO bits are configured by setting the related control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF, otherwise the regulator is enabled. To minimize inrush currents, it is recommended to enable no more than a single default regulator via DEF\_SUPPLY. During power-up, the regulator output voltage is taken from the VBxxx\_A/VLDOxx\_A registers. During power-down, regulators with a cleared control in Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltage is changed to VBxxx\_B/VLDOxx\_B when entering slot 0. When DEF\_SUPPLY is released, slot 0 is not processed by the sequencer (regulators with an ID pointing at slot 0 remain unchanged).



The progression of the sequencer to slot 1 is dependent on certain conditions:

- If AUTO\_BOOT and SYSTEM\_EN are both asserted (via port, by register write or in OTP), the sequencer asserts the READY signal (if GP\_FB1 is so configured) and then continues by processing slot 1.
- If AUTO BOOT is not asserted, the sequencer remains in a holding start state, waiting for either:
  - o the assertion of SYSTEM\_EN, or,
  - o any other wakeup event if SYSTEM\_EN is already enabled.

All supplies (and other sequenced features) that are pointing at slot 1 are then processed. This is similar to the processing of slot 0 with the exception that DEF\_SUPPLY has no effect on slots apart from slot 0. From slot 1, the sequencer progresses until it reaches the position of pointer SYSTEM\_END. At this point, all IDs of the first power domain SYSTEM are enabled and, if POWER\_EN is not asserted, the DA9063L releases the READY signal (in combination with optional assertion of E\_SEQ\_RDY).




Figure 15: Assignment of Actions to Sequencer Slot IDs

**Table 31: Power Sequencer Controlled Actions** 

Action	Sequencer Time Slot		
Control LDO3	LDO3_STEP		
Control LDO7	LDO7_STEP		
Control LDO8	LDO8_STEP		
Control LDO9	LDO9_STEP		
Control LDO11	LDO11_STEP		
Control BUCKCORE1	BUCKCORE1_STEP		
Control BUCKCORE2	BUCKCORE2_STEP		
Control BUCKPRO	BUCKPRO_STEP		
Control BUCKIO	BUCK_IO_STEP		
Control BUCKMEM	BUCKMEM_STEP		
Control BUCKPERI	BUCKPERI_STEP		
Assert/Release GPIO2	GP_RISE1_STEP		
Release/Assert GPIO2	GP_FALL1_STEP		
Assert/Release GPIO7	GP_RISE2_STEP		
Release/Assert GPIO7	GP_FALL2_STEP		

Datasheet DA9063L\_2v1 05-Apr-2017



Action	Sequencer Time Slot	
Assert/Release GPIO8	GP_RISE3_STEP	
Release/Assert GPIO8	GP_FALL3_STEP	
Assert/Release GPIO9	GP_RISE4_STEP	
Release/Assert GPIO9	GP_FALL4_STEP	
Assert/Release GPIO11	GP_RISE5_STEP	
Release/Assert GPIO11	GP_FALL5_STEP	
Wait for active state at GPI 10	WAIT_STEP	
PD_DIS	PD_DIS_STEP	

On completion of domain SYSTEM, the sequencer waits for POWER\_EN to be asserted (via the PWR\_EN port, a register write or in OTP). When POWER\_EN is asserted, the signal READY is asserted (if not already asserted) and regulators/IDs of domain POWER are enabled sequentially. The sequencer stops at the position of pointer POWER\_END. At this point it also: releases the READY signal (if POWER1\_EN is not asserted); optionally asserts E\_SEQ\_RDY; enables the initial WATCHDOG timer and waits for the first associated alive feedback from the host processor. After this, the start-up of the DA9063L progresses into ACTIVE mode.

A third power domain, POWER1, can be enabled via POWER1\_EN (asserted by PWR1\_EN port, register write or in OTP). It enables all consecutive IDs until the position of pointer MAX\_COUNT has been reached. The READY signal is asserted as long as IDs are processed (if enabled) and E\_SEQ\_RDY is asserted when reaching MAX\_COUNT.



# 6.5.2 Power-Up Timing




Figure 16: Power-Up Timing

## 6.5.3 Programmable Slot Delays

The delay between the slots of a sequence is controlled via the programmable value of SEQ\_TIME in register SEQ\_TIMER. This has a default delay of 128  $\mu$ s per slot (min. 32  $\mu$ s, max. 8 ms). The delay time between individual supplies can be extended by leaving a consecutive slot(s) with no IDs pointing to it: these are dummy slots. The dummy slots have an independent delay configured by SEQ\_DUMMY. These delay times, in register SEQ\_TIMER, are (re-)loaded from OTP every time domain SYSTEM begins to power-up.



# 6.5.4 Powering Down

When the DA9063L is powering down, the sequencer disables the supplies in reverse order and timing, asserts READY during sequencing, and triggers E\_SEQ\_RDY on reaching the target sequencer slot. Supplies that are configured to stay on (LDO<x>\_CONF, B<x>\_CONF, xxx\_SW\_CONF bit is set) are not disabled and are configured with the voltage setting from register VB<x>\_B/VLDO<x>\_B when the related time slot/ID is processed. The state of the regulators that are enabled for GPI control will not be changed by the sequencer when processing the related ID. This also applies for the selection of the related V<x>\_A or V<x>\_B voltage control register in case a regulator is enabled for GPI voltage selection.

If powering down is initiated by clearing POWER1\_EN, the sequencer stops controlling IDs before the domain pointer POWER\_END is reached. If POWER\_EN is cleared, the domain POWER1 is powered down followed by POWER before the sequencer reaches pointer SYSTEM\_END. These modes are used to temporarily disable optional features of a running application for reduced power (sleep mode).

If SYSTEM\_EN is cleared the sequencer processes all IDs lower than the pointer position down to slot 0. The sequencer can be forced to stop the intended power down sequence prior to maturity at pointer position PART\_DOWN via an asserted control STANDBY (PART\_DOWN has to point into domain SYSTEM). In these cases the power sequencer has reached the application's POWERDOWN mode (hibernate/standby), which enables the option to reset regulator settings for the consecutive power-up sequence from OTP (enabled by OTPREAD\_EN).


Wakeup events are enabled when the sequencer reaches slot 0 or pointer PART\_DOWN (ignored outside of POWERDOWN mode). The assertion of nIRQ from events during POWERDOWN mode may be delayed until ACTIVE mode is reached the next time if configured by nIRQ\_MODE. During processing slot 0, all supplies pointing into this step with a cleared control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltage is changed to VBxxx\_B/VLDOxx\_B (if bit DEF\_SUPPLY is asserted). Asserting control register bit SHUTDOWN first powers down to slot 0 and then forces the DA9063L into RESET mode. Autonomous features such as the Auto-ADC measurement can be disabled temporarily for POWERDOWN mode via register PD\_DIS. The timing for processing PD\_DIS can be defined by selecting a step inside the sequence. Features asserted in PD\_DIS are (re-)enabled when PD\_DIS is processed during a power-up sequence.

Control nRES\_MODE enables the assertion of nRESET before executing a power-down sequence and starting the reset timer during the consecutive powering up. This is also true for partial POWERDOWN mode, when the sequencer powers down to pointer position PART\_DOWN. The reset timer starts to run from the selected RESET\_EVENT and releases the nRESET port after the reset timer expires.

# 6.5.5 User Programmable Delay

A conditional mode transition can be achieved using ID WAIT\_STEP. If pointing into the power sequence the progress of an initiated mode transition can be synchronized, for example with the state of a host. This is indicated by toggling the signal at GPI10 to its configured active state. A safety timeout of 500 ms can be selected in TIME\_OUT to trigger a power-down to RESET mode (including the assertion of WAIT\_SHUT inside register FAULT\_LOG) if E\_GPI10 is not asserted in time. The ID WAIT\_STEP provides an alternate timer mode, selected by WAIT\_MODE and configured by WAIT\_TIME, which provides a delay timer for a selected sequencer step. To enable symmetric sequence behavior, ID WAIT\_STEP should not share a sequencer slot with other IDs. In the case of a shutdown sequence to RESET mode any waiting/delay at ID WAIT\_STEP is skipped.





**Figure 17: Power Mode Transitions** 



# 6.6 System Monitor (Watchdog)

After powering up domain POWER, the DA9063L can initiate a watchdog monitor function. The host processor must write a 1 within a configured TWDMAX time into control WATCHDOG, thereby indicating that the host is alive. If the host does not write 1 to this watchdog bit within the TWDMAX time, the DA9063L asserts TWD\_ERROR in the FAULT\_LOG register and powers down to RESET mode.

After this first write, the host must continue to write to this watchdog bit within the configured time or DA9063L powers down as described above. The time window has a minimum time TWDMIN fixed at 256 ms and a maximum time TWDMAX, nominally 2.048 s. The TWDMAX value can be extended by multiplying the nominal TWDMAX by the value of register bits TWDSCALE. TWDSCALE is used to extend the TWDMAX time by x1, x2, x4, x8, x16, x32, or x64.

Once in the ACTIVE state, the DA9063L continues to monitor the system unless it is disabled by setting TWDSCALE to zero. When powering down from ACTIVE mode, the watchdog monitor is stopped unless it enters POWERDOWN mode via WATCHDOG\_PD.

If the WATCHDOG register bit is set to a 1 within the time window, the watchdog monitor resets the timer, sets the watchdog bit back to zero (this bit is always read as zero) and waits for the next watchdog signal. The watchdog trigger can also be asserted from the host by asserting KEEP\_ACT in hardware. This mode is selected with control PM\_FB2\_PIN and removes the above requirement for the periodic setting of the watchdog bit.

The watchdog feature can be disabled by setting TWDSCALE to zero.

#### 6.7 GPIO Extender

The DA9063L includes a GPIO extender that provides up to 16 V<sub>DDREF</sub> -tolerant general purpose input/output ports, each controlled via registers from the host, see Table 32 and Figure 18.

The GPIO ports are pin-shared with ports from GPADC, HS 2-WIRE-interface and signals from the power manager. Configuration settings and events from GPIx ports are also shared with alternative features. For example, if GPIO1\_PIN is configured to be ADCIN2, exceeding the configured ADC thresholds triggers a GPI1 event that generates a maskable GPI1 interrupt. The GPI active High/Low setting from the GPIOx\_TYPE register and the selection of pull-up resistor is also applicable to the alternative port functions selected via GPIOx\_PIN (for example, SYS\_EN, PWR\_EN and PWR1\_EN). This is also true for GPIOx\_WEN, which is used to enable triggering of a wakeup event (ADCIN1, ADCIN2, ADCIN3, SYS\_EN, PWR\_EN, PWR1\_EN, HS 2-WIRE interface). When GPI ports are enabled (including being enabled by changing the setting of GPIOx\_PIN), the GPI status bits are set to their non-active state. This ensures that any signals that are already active are detected and immediately generate any appropriate events.

In ACTIVE and POWERDOWN mode, the GPIO extender can continuously monitor the level of ports that are selected as general purpose inputs. GPIs are supplied from the internal rail VDDCORE or VDD\_IO2 (selected via GPI\_V) and can be configured to trigger events in active-high or active-low mode. The input signals can optionally be debounced (configurable via control DEBOUNCING, 10 ms default) and the resulting signal level is reflected by the status register GPIx. When the status has changed to its configured active state (edge sensitive) the assigned event register is set and the nIRQ signal is asserted (unless this nIRQ is masked). GPIs can be individually configured to generate a system wakeup via GPIxx\_WEN.

If enabled via regulator controls LDOx\_GPI/Bxxx\_GPI, the ports GPI1, GPI2, and GPI13 can be used to enable/disable regulators (that is, controlling LDOx\_EN/Bxxx\_EN). The GPI active level is selected via the related GPIxx\_TYPE control. GPI ports that are selected for this hardware control of one or more regulators do not generate events (nIRQ). GPI1, 2, and 13 can alternatively be selected to toggle the VLDOx\_SEL/VBxxxx\_SEL. Apart from changing the regulator output voltage, this feature also allows hardware control of regulator mode (sync/sleep mode) via selection of the settings contained in xxxx\_SL\_A and xxxx\_SL\_B (but only for those bucks configured with Bxxxx\_MODE = 00). When a regulator is controlled via GPI, its enable and voltage register selection are no longer controlled by the power sequencer (processing the related ID only affects non-GPI controlled functionality). However, these settings can still be changed via register writes from the control interface.



Events on GPI10 can be used to control the progress of the power sequencer. Processing ID WAIT\_STEP causes the sequencer to wait until GPI10 changes into its active state.

#### Note

Supplies directly enabled/disabled from GPI1, 2, or 13 have to be excluded from the power sequencer control (IDs of these supplies should point into a slot higher than MAX\_COUNT)

If defined as an output, GPO0, 1, 3 to 6, 10 to 11, and 13 to 15 can be configured to be open-drain instead of push-pull. The supply rail can be individually selected from either VDD\_IO1 or VDD\_IO2. By disabling the internal 120 k $\Omega$  pull-up resistor when in open-drain mode, the GPO can also be supplied from an external rail (see registers CONFIG\_K and CONFIG\_L). The GPO output state reflects the respective register bit GPIOx MODE.

When configured as outputs, GPO 2, 7, 8, 9, and 11 can be controlled by the DA9063L power sequencer. Five pairs of level asserting and level releasing IDs (GP\_RISE1\_STEP/GP\_FALL1\_STEP to GP\_RISE5\_STEP/GP\_FALL5\_STEP) may be assigned individually to slots of the power sequencer, which trigger the configured level transition on the GPOs when processing the related ID during powering up (see Table 31 for assignments). The configured level change is inverted when processing the IDs during powering down. These are intended for use as enable signals either for external regulators or other devices in the system.

When the GPIO unit is off (POR), all ports are configured as open drain output with high level (pass device switched off, high impedance state). When leaving POR, the pull-up or pull-down resistors are configured from registers CONFIG\_K and CONFIG\_L. When the GPIO unit is temporarily disabled by the power sequencer (via GPI\_DIS or PMCONT\_DIS) level transitions on inputs are no longer detected and I/O drivers keep their configuration and programmed levels.

GPO12 can be driven by the state of VDD\_MON to provide an active high 'Power good' signal (selected via GPIO12 PIN).

GPO10, 11, 14, and 15 are extended power GPO ports, where the maximum sink current is 11 mA and the maximum source current is 4 mA. This enables driving LEDs. The output ports GPO11, GPO14, and GPO15 can be toggled with a configurable periodic pulse configured via BLINK\_FRQ and BLINK\_DUR and include an optional PWM control. The generated PWM signals have a duty cycle from 0 % to 100 % with a repetition frequency of 21 kHz and 95 steps (using one 2 MHz clock for each step). The duty cycle is set by the controls GPO11\_PWM, GPO14\_PWM, and GPO15\_PWM, with any value larger than 0 enabling the PWM mode of operation. The PWM control can also be made to dim the brightness between its current value and a new value at a rate of 32 ms per step. Selection of this mode is set by GPO11\_DIM, GPO14\_DIM, and GPO15\_DIM. When set to zero the PWM ratio immediately changes. This creates a common anode tricolor LED brightness control. Flashing is driven from the crystal oscillator when control CRYSTAL has been asserted; otherwise an auxiliary on-chip oscillator is used.

LEDs are recommended to be low-side driven (using the GPIOs in sink mode) which is configured by setting GPIOx\_MODE = 1.



# **Table 32: GPIO Overview**

GPIO	Alternate Port	Alternate Port Shared Resources	GPI Wakeup	Remark
0	ADCIN1	E_GPI0, M_GPI0, GPIO0_MODE	Х	Auto measure ADC
1	ADCIN2	E_GPI1, M_GPI1, GPIO1_MODE	Regulator control x (in other modes)	Auto measure ADC/1.2V comparator, HW control of regulator
2	ADCIN3	E_GPI2, M_GPI2, GPIO2_MODE	Regulator control x (in other modes)	Auto measure ADC, HW control of regulator/ power sequencer controlled GPO
3			х	
4	CORE_SWS		Х	Buck remote feedback voltage sense
5			х	
6	PERI_SWS		х	Buck remote feedback voltage sense
7			Х	Power sequencer controlled GPO
8	SYS_EN	E_GPI8, M_GPI8, GPIO8_TYPE, GPIO8_WEN, GPIO8_MODE	х	Power sequencer controlled GPO
9	PWR_EN	E_GPI9, M_GPI9, GPIO9_TYPE, GPIO9_WEN, GPIO9_MODE	x	Power sequencer controlled GPO
10	PWR1_EN	E_GPI10, M_GPI10, GPIO10_TYPE, GPIO10_WEN, GPIO10_MODE	х	High power GPO, input signal for ID WAIT
11			х	High power GPO (LED flashing/PWM), Power Sequencer controlled GPO
12	nVDD_FAULT	GPIO12_TYPE, GPIO12_WEN, GPIO12_MODE	х	VDD_MON state controlled GPO (POWER_GOOD)
13	GP_FB1	GPIO13_TYPE, GPIO13_MODE	Regulator control x (in other modes)	HW control of regulator
14	DATA	E_GPI14, M_GPI14, GPIO14_TYPE, GPIO14_MODE	х	High power GPO (LED flashing/PWM), Reset via long assertion in parallel with GPI15, 2nd 2-WIRE or DVC Control Interface
15	CLK		x	High power GPO (LED flashing/PWM), Reset via long assertion in parallel with GPI14, 2nd 2-WIRE or DVC Control Interface






Figure 18: GPIO Principal Block Diagram (Example Paths)



#### 6.8 Control Interface

The DA9063L is register controlled by the host software. Data is shifted into or out from DA9063L under the control of the host processor that also provides the serial clock. The interface is usually only configured once from OTP values, which are loaded during the initial start-up. The interface configuration can be changed by the host. However, care must be taken that changes are not made while the interface is active. If enabled, IF\_RESET forces a reset of all control interfaces when port nSHUTDOWN is asserted.

The HS 2-WIRE interface is the serial control bus. It consists of DATA (data line) and CLK (clock line) and can be used as an independent control interface for data transactions between the DA9063L and a second host processor. The DA9063L HS 2-WIRE interface has a configurable 8-bit write address (default 0xB4) and a configurable read address (default 0xB5). For details of configurable addresses see control IF\_BASE\_ADDR in Section A.4.2 The interface is enabled if DATA was selected via configuration control GPIO14\_PIN. The bus lines have to be pulled high by external pull-up resistors (2 k $\Omega$  to 20 k $\Omega$ ). GPIO14\_TYPE defines the supply rail of the interface (used for input logic levels and the internal pull-up resistors). The controls GPIO15\_PIN and GPIO15\_WEN are disabled when enabling the interface via GPIO14\_PIN.

When the interface receives a read or write command that includes a matching slave address, the DA9063L can trigger the assertion of nIRQ and an optional wakeup event (enabled via GPIO14\_WEN). If the nIRQ assertion from interface access is enabled (E\_GPI14), it should be masked as long as the HS 2-WIRE is in use. This nIRQ cannot be cleared via the HS 2-WIRE interface because every interface access triggers a re-assertion.

High speed mode at 3.4 MHz can be enabled either via master code or continuously via HS\_IF\_HSM, but it does not support slope control for minimum tfDA specification.

The 2-wire interface is open-drain, supporting multiple devices on a single line. The bus lines must be pulled high by external pull-up resistors ( $2 \text{ k}\Omega$  to  $20 \text{ k}\Omega$ ). The attached devices only drive the bus lines low by connecting them to ground. As a result, two devices cannot conflict if they drive the bus simultaneously. In standard/fast mode, the highest frequency of the bus is 400 kHz. The exact frequency can be determined by the application and does not have any relation to the DA9063L internal clock signals. The DA9063L follows the host clock speed within the described limitations and does not initiate any clock arbitration or slow down. Control TWOWIRE\_TO enables an automatic interface RESET that is triggered when the clock signal ceases to toggle for >35 ms (compatible with SMBus  $T_{\text{TIMEOUT}}$ ).

The interface supports operation compatible with Standard, Fast, Fast-Plus and High Speed modes of the I<sup>2</sup>C-bus specification Rev 03 (UM10204\_3). Bus clear, in the case of the DATA signal being stuck low, is achieved after receiving 9 clock pulses. Operation in High Speed mode at 3.4 MHz requires a minimum interface supply voltage of 1.8 V and a mode change in order to enable spike suppression and slope control characteristics compatible with the I<sup>2</sup>C-bus specification. The high speed mode can be enabled on a transfer-by-transfer basis by sending the master code (0000 1XXX) at the beginning of the transfer. The DA9063L does not make use of clock stretching and delivers read data without additional delay up to 3.4 MHz.

Communication on the 2-wire bus always takes place between two devices, one acting as the master and the other as the slave. The DA9063L only operates as a slave. The 2-wire interface has direct access to two pages of the DA9063L register map (up to 256 addresses). The register at address zero on each page is used as a page control register (with the 2-wire bus ignoring the LSB of control REG\_PAGE). Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting control REVERT. Unless REVERT was asserted after modifying the active page, a read-back of the page control register is recommended to ensure that future data exchange is accessing the intended registers.

The DA9063L offers an alternative method to access register pages 2 and 3. These pages can be accessed directly by incrementing the device address by one (default read address 0xB2; write address 0xB3). This removes the need to write to the page register before access to pages 2 and 3, thus reducing the traffic on the 2-wire bus.



#### 6.8.1.1 Details of the 2-wire control bus protocol

All data is transmitted across the 2-bus in groups of 8 bits. To send a bit, the DATA line is driven at the intended state while the CLK is LOW (a low on DATA indicates a zero bit). Once the DATA has settled, the CLK line is brought high and then low. This pulse on CLK clocks the DATA bit into the receiver's shift register, see Figure 19.

A two byte serial protocol is used containing one byte for address and one byte data. Data and address transfer is MSB transmitted first for both read and write operations. Transmission begins with the START condition from the master while the bus is idle. It is initiated by a high-to-low transition on the DATA line while the CLK is in the high state (a STOP condition is indicated by a low-to-high transition on the DATA line while the CLK is in the high state).



Figure 19: Timing of START and STOP Condition

The 2-WIRE bus is monitored by the DA9063L for a valid slave address when the interface is enabled. It responds immediately when it receives its own slave address. This 'Acknowledge' is done by pulling the DATA line low during the following clock cycle (see the white blocks marked A in Figure 20 to Figure 24).

The protocol for a register write from master to slave consists of a start condition, a slave address with read/write bit and the 8-bit register address followed by 8 bits of data terminated by a STOP condition (all bytes responded by DA9063L with Acknowledge), as illustrated in Figure 20.




Figure 20: Byte Write (DATA Line)

When the host reads data from a register, it first has to write access the DA9063L with the target register address and then read access the DA9063L with a Repeated START or alternatively a second START condition. After receiving the data, the host sends Not Acknowledge and terminates the transmission with a STOP condition (Figure 21).




Figure 21: Examples of Byte Read (DATA Line)



Consecutive (page) read mode is initiated from the master by sending an Acknowledge instead of Not Acknowledge after receipt of the data word. The 2-wirecontrol block then increments the address pointer to the next 2-wireaddress and sends the data to the master. This enables an unlimited read of data bytes until the master sends a Not Acknowledge directly after the receipt of data, followed by a subsequent STOP condition. If a non-existent 2-wire address is read then the DA9063L returns code zero (Figure 22).




Figure 22: Examples of Page Read (DATA Line)

The slave address after the Repeated START condition must be the same as the previous slave address.

For enhanced data transfer efficiency, the DA9063L supports two write modes: Page Write mode and Repeated Write mode.

Page Write mode is used where the host has multiple bytes of data to be written to consecutive register addresses. It is selected by setting the WRITE MODE control to 0. For Page Write mode the master sends a device address followed by a register address then multiple data bytes. The 2-wire interface automatically increments the register address pointer after each data byte is received. The slave acknowledges each received byte of data until the master sends the STOP condition (Figure 23).




Figure 23: Page Write (DATA Line)

Repeated Write mode is used where the host has multiple bytes of data to be sent to non-consecutive registers. It is selected by setting the WRITE MODE control to 1. For Repeated Write mode the master sends a device address followed by multiple address-data pairs. The slave acknowledges each received byte until the master sends the STOP condition (Figure 24).



Figure 24: Repeated Write (DATA Line)

Datasheet DA9063L\_2v1 05-Apr-2017



### 6.9 Voltage Regulators

Three types of low drop-out regulators (LDOs) are integrated on the DA9063L: for sensitive analog rails (for example, RF transceiver supply), the low noise regulators offer high PSRR across a wide frequency range; the LDOs provide an optimized PSRR and noise performance with lowest quiescent current. Quiescent current has been optimized for the always-on type regulators.

The regulators employ Dialog Semiconductor's Smart Mirror™ dynamic biasing that guarantees PSRR to be maintained across the full current range. Quiescent current consumption is dynamically adjusted to the load, which improves efficiency at light load conditions. Furthermore, Dialog Semiconductor's Smart Mirror™ technology allows the capacitor to be placed close to the load.

#### Note

When placing an LDO capacitor remotely from the DA9063L, the voltage drop (= load current \* parasitic PCB impedance) needs to be considered when configuring the LDO output voltage.

**Table 33: Regulator Control** 

Regulator	Туре	V <sub>оит</sub> Steps (mV)	Mode	Output Voltage (V)	Supplied Max. Current (mA)	Current Limit LDO/ Bypass (mA)	V <sub>OUT</sub> Control	Notes
LDO3	Standard	20	Bypass	0.9 to 3.44	200	400/200	DVC variable slew rate	
LDO7	Standard	50	Bypass	0.9 to 3.6	200	400/300	V <sub>out</sub> programmable	
LDO8	Standard	50	Bypass	0.9 to 3.6	200	400/300	V <sub>OUT</sub> programmable	Switching vibration motor driver, common supply with LDO7
LDO9	Low noise	50		0.95 to 3.6	200	400	V <sub>оит</sub> programmable	
LDO11	Standard	50	Bypass	0.9 to 3.6	300	400/300	V <sub>out</sub> programmable	
LDOCORE	Always-on			2.5 ±2% accuracy	4		V <sub>OUT</sub> non- programmable	Internal LDO

### 6.9.1 Regulators Controlled by Software

The regulators can be programmed via the power manager interface. All regulators can be enabled or disabled by a write command to the enable bit LDOxx\_EN. Each LDO has two voltage registers for output voltage A and B. The appropriate values are stored in the registers VLDOxx\_A and VLDOxx\_B. The specific output voltage is selected with the bit VLDOxx\_SEL. Changes to this control result in immediate output voltage changes on non-DVC regulators and ramped voltage transitions on DVC-enabled regulators. The output voltage can also be changed by directly re-programming the voltage control register. The sequencer also uses these registers and may write to them: their contents can therefore be found to differ from previous write commands.

For security reasons, the re-programming of registers that may cause damage when being incorrectly programmed (for example, voltage settings) can be disabled with control V\_LOCK. This disables write access to registers with an address higher than 0x7F.



### 6.9.2 Regulators Controlled by Hardware

All regulators can be enabled or disabled under hardware control using GPIO1, 2, or 13. The GPIO port used is defined in register LDOxx\_GPI. The output voltages can be switched by the GPIO port between the A and B voltage. The specific GPIO port is defined in register VLDOxx\_GPI. After detecting a rising or falling edge at the GPI, the DA9063L configures the related regulators with the status of GPI1, GPI2, or GPI13 (the event bit E\_GPI1, E\_GPI2, or E\_GPI13 is automatically cleared). A parallel write access to the regulator control registers is delayed and later overrides the hardware configuration. The sequencer does not affect regulators controlled via GPIOs.

### 6.9.3 Power Sequencer Control of LDOs

The power sequencer can control the LDOs. The specific time slot of each LDO is defined with bit LDOx\_STEP in register bank starting at address 0x83. The sequencer enables and disables each LDO individually depending on the setting of each LDO's bit LDOx\_CONF and LDOx\_AUTO. To limit the inrush current, it is recommended to enable a maximum of one regulator (including bucks) per time slot.

If the control OTPREAD\_EN is set, the regulator control registers are reloaded from OTP before leaving POWERDOWN mode. During power-up, the sequencer always takes output voltage A (defined in register VLDOxx\_A). Therefore it also clears all VLDOxx\_SEL bits.

When powering down, the sequencer disables all LDOs, but the LDOs can be configured to remain on by setting bit LDOxx\_CONF. In this case the output voltage B is always selected (value programmed in register VLDOxx\_B). The related bit VLDOxx\_SEL is set by the sequencer accordingly.

**Table 34: LDO Power Sequence Voltage** 

LDO Output Voltage During Power-Up Sequencing										
LDOx_CONF	LDOx_AUTO	Output Voltage								
-	1	gets enabled	А							
1	0	gets enabled	А							
0		disabled	-							
LDO Output Voltage Durir	ng Power-Down Sequencin	g								
LDOx_CONF	LDOx_AUTO	LDO	Output Voltage							
1	-	remains enabled	В							
0		gets disabled	-							

The bit DEF\_SUPPLY defines the sequencer action for time slot 0. If Bit DEF\_SUPPLY is set, all LDOs configured to time slot 0 are enabled or disabled during power-up according to Table 34. If bit DEF\_SUPPLY is not set, the LDOs configured to time slot 0 are disabled.

#### Note

When control bit LDOxx\_SL\_B is asserted, the LDO enters a forced sleep mode with the lowest quiescent current, but with a reduced maximum output current. The maximum current is reduced because a smaller output driver is used (a partial pass device). Asserting LDOxx\_SL\_A results in the same forced sleep mode for an LDO when using the type A voltage register. Before wakeup from POWERDOWN mode (processing time slots from domain SYSTEM), the sequencer can configure all regulators with default voltage values from OTP: this allows any previously altered VLDOxx\_A and LDOxx\_SL\_A settings to be reset.

Entering RESET mode automatically disables all regulators.



### 6.9.4 Dynamic Voltage Control

LDO3 includes DVC:

- The output voltage can be programmed in 20 mV steps.
- If the feedback signal GP\_FB1 is configured to be READY (by asserting PM\_FB1\_PIN), this port
  is asserted while slewing and asserts E\_DVC\_RDY after all voltage and buck regulators have
  completed slewing.

DVC voltage transitions are handled by the following registers:

- Output voltage setting registers VLDO3\_A/VLDO3\_B.
   When writing into a selected voltage control register the output voltage is immediately ramped to the new value. When writing into the non-selected voltage register the ramping is delayed until this register is selected by toggling VLDO3\_SEL.
- The voltage selection registers VLDO3\_SEL activate a pre-configured transition to the alternate output voltage. These controls have been grouped together in registers DVC\_1 and DVC\_2 to better enable synchronized ramping of supply voltages.
- The DVC slew rate for all DVC-enabled regulators can be configured as 10 mV per (0.5, 1.0, 2.0, or 4.0) µs via control SLEW\_RATE. Under light load conditions (< 10 mA), the slew rate is less than the programmed value when the output is close to the start and end of the slope This is especially the case for the fastest slew rate settings. The negative slew rate is load dependent and might be lower than the one mentioned above.

### 6.9.5 Pull-Down Resistor

All LDOs have a pull-down resistor at the output when they are disabled. The pull-down resistor can be disabled with bit LDOxx\_PD\_DIS, and is required when LDOs are used in parallel with another supply. Otherwise the output is pulled to GND.

If an over-voltage occurs (LDO3:  $V_{OUT} > 109$  % of nominal  $V_{OUT}$ , LDO7 to 9, and 11:  $V_{OUT} > 106$  % of nominal  $V_{OUT}$ ), the voltage regulators enable an internal load to discharge the output back to its configured voltage. This can be disabled via LDOxx\_PD\_DIS.



### 6.9.6 Bypass Mode and Current Limit

All LDOs feature a current limiting function. For LDOs with a bypass mode (LDO3, 7, 8, and 11), an over-current is indicated with an interrupt. When at least one of these LDOs reaches the current limit for more than 10 ms, an interrupt is raised to the host (during POWERDOWN mode a wakeup sequence is initiated) and the event bit E\_LDO\_LIM is set. The interrupt IRQ can be suppressed via the mask bit M\_LDO\_LIM.

If the current limit condition persists for more than 200 ms (indicating a probable short circuit condition), the related LDO is disabled and its LDOx\_EN bit is de-asserted. The LDO remains disabled until a new enable occurs (via hardware or software activation). The automatic shutdown of the LDO can be disabled via bit LDO\_SD. The host processor can distinguish if the IRQ is related to a temporary over-current or to a permanent shutdown by polling the related bit LDOx\_ILIM or checking LDO3 EN, LDO7 EN, LDO8 EN, and LDO11 EN.

If the current limit is hit for more than 10 ms but less than 200 ms, the IRQ is generated but the related LDO is not disabled. If the current limit is hit for more than 200 ms and the involved LDO is shut down, the LDO<x>\_EN bit is de-asserted. If the over-current spike has stopped before the host is able to read the xx\_LIM bits, the LDO that has been in current limit cannot be evaluated.

Changing from LDO to bypass mode and back triggers a change of the output voltage with some over/undershoot during the transition phase.

### 6.9.7 LDO Supply from Buck Converter

The LDOs can optionally be supplied from a buck output (VDD < 2.8 V). In this mode some specification parameters change:

- at VDD = 1.8 V, the dropout voltage at I<sub>max</sub> increases by 70 %
- for a supply voltage less than 1.8 V, the LDO dropout voltage is valid only for 1/3 of the standard I<sub>max</sub> and the current capability decreases with the provided supply voltage.

LDO11 may be supplied from a rail higher than VSYS/CHG\_WAKE (for example, the output of a 5 V boost) as long as  $V_{DD}$  < 5.5 V.

### 6.9.8 LDO Sleep Mode for Reduced I<sub>OUT</sub>

If the required output current is < 10 % of I<sub>MAX</sub>, the quiescent power can be reduced by setting an LDO into sleep mode. In this mode, the output driver current capability is reduced to 10 % of I<sub>MAX</sub>. Sleep mode can be set independently for the output voltage A and B by setting bit LDOxx\_SL\_A or bit LDOxx\_SL\_B. During LDO sleep mode, the over-current limit of the LDOs with a bypass function (LDO3, 7, 8, and 11) is reduced to 50 %. As a benefit of Dialog Semiconductor's Smart Mirror™ technology, sleep mode is typically not required because the quiescent current taken by the regulator is automatically minimized when operating at low current demands.



#### 6.9.9 Vibration Motor Driver

LDO8 provides a third mode dedicated to drive vibration motors selected via bit LDO8\_MODE. In this mode, the voltage regulation circuitry is disabled and no external stabilization capacitor is needed. In comparison to LDO mode, the PWM control is more efficient and allows an instant on and off for the vibrator signal.




Figure 25: Vibration Motor Driver

The vibrator motor driver is a half-bridge PWM-controlled motor driver, with an automatic battery supply correction of the PWM duty cycle (Figure 25). The PWM base frequency can be selected by PWM\_CLK to be either 1.0 MHz or 2.0 MHz (resulting in a PWM repetition rate of 15.6 kHz or 31.25 kHz). The vibration motor speed is determined by the effective output voltage which is set via control VIB\_SET (6 bits giving 64 programmable speeds). Setting the output voltage to 0 turns on a braking NMOS transistor to stop the vibration motor immediately.

The motor can also be stopped and started by a level on port nVIB\_BRAKE, if enabled via bit PM\_FB3\_PIN.

The PWM duty cycle is corrected automatically before it is enabled and after each breaking period. It is also automatically corrected every 10 s when it is running for longer periods. These corrections are done via autonomous  $V_{SYS}$  measurement via the internal GPADC (overrides control setting of AUTO\_VSYS\_EN). The duty cycle, D, is given by D = VIB\_SET /  $V_{SYS}$ .

### Note

The half-bridge driver transistors have an internal current limit of approximately 400 mA

## 6.9.10 Core Regulator LDOCORE

The LDOCORE is a 2.5 V supply dedicated for the internal logic of DA9063L. It is used for running the state machine, GPIO pins with comparators, bias, reference, GPADC, OTP, and power manager registers. It is supplied from internal rail  $V_{\text{DDREF}}$ , powered from either CHG\_WAKE or  $V_{\text{SYS}}$ . When LDOCORE is supplied in RESET mode, its output voltage is temporarily reduced to 2.2 V. In general, LDOCORE is an always-on supply (remaining enabled during RESET mode), but for lowest dissipation power LDOCORE can also be disabled when progressing towards DELIVERY mode.



### 6.10 DC/DC Buck Converters

DA9063L includes six DC/DC buck converters with DVC.




Figure 26: DC-DC Buck Converter

The converters are high efficiency synchronous step-down regulators, operating at a high frequency (3 MHz), supplying individual output voltages with  $\pm$  3 % accuracy. The default output voltage is loaded from OTP and can be set in 10 mV steps. To limit in-rush current from  $V_{SYS}$ , the buck converters perform a soft-start for up to 3 ms, when enabled via control SOFT\_START. During this 3 ms period, the output current of the buck is limited.

The DVC controller allows the following features:

- The buck converter output voltage is programmable over the power manager bus in 10 mV steps.
- If the feedback port GP\_FB1 is configured as READY, this port is asserted while slewing and asserts E\_DVC\_RDY after all voltage and buck regulators have stopped slewing.
- Output voltages below 0.7 V are only supported in Pulse Frequency Modulation (PFM) mode.
   During a voltage reduction below 0.7 V, the slew rate control ends at 0.7 V and the buck mode is automatically changed to PFM mode.

The DVC control is handled by the following registers:

- Output voltage setting register VBxxxx\_A/VBxxxx\_B.
   When writing to the voltage control register that is in use by an enabled buck, the output immediately ramps to the new setting. When writing to the voltage control register that is not in use, the ramping is delayed until this register is selected by toggling VBxxxx\_SEL.
- The voltage register selection VBxxxx\_SEL.
   This activates a pre-configured transition to the alternate output voltage. These controls are grouped into registers DVC\_1 and DVC\_2 to better enable synchronized ramping of supply voltages.
- The DVC slew rate is programmable as at 10 mV per (4, 2, 1, or 0.5) µs via control SLEW\_RATE.
   During PFM mode, the negative slew rate is load-dependent and might be lower than the programmed rate.

The supply current during PWM (synchronous) operation is in the order of 3.5 mA (quiescent current and charge/discharge current) and drops to <1  $\mu$ A in shutdown. Switching frequency is chosen to be high enough (3 MHz) to allow the use of a small 1.0  $\mu$ H inductor.

The operating mode of the buck converter is selected via the buck control register bits B<x>\_MODE. The buck converter can be forced to operate in either PWM or PFM mode. Additionally, the buck converter has an automatic mode where it switches between PWM and PFM modes depending on the load current.



The switching converters can be enabled/disabled/configured via the power manager and HS 2-WIRE interface. Writing to Bxxxx\_EN/VBxxxx\_SEL unconditionally configures the regulator to the selected mode (enabled/disabled). Reading Bxxxx\_EN/VBxxxx\_SEL provides the actual state, which may differ from a previous write (in the case where the regulator state is changed from GPIO or power sequencer control). All bucks can be controlled with an ID from the power sequencer. If enabled in DEF\_SUPPLY, supplies can be configured to default settings when the sequencer passes slot 0.

To limit the inrush current, it is recommended to select individual regulators (including LDOs) only with xxxx\_DEF settings.

When powering up, the power sequencer clears VBxxxx\_SEL for a buck when it has an ID pointing to the time slot being processed. This forces the regulator to ramp the output voltage to the value programmed inside the related register VBxxxx\_A.

When powering down (for example, to POWERDOWN mode), sequencer-controlled supplies are usually disabled but can be configured to remain on by setting Bxxxx\_CONF. In the latter case, the sequencer sets VBxxxx\_SEL so that the regulator output voltage is ramped to the value programmed inside the related register VBxxxx\_B. Disabled bucks can switch off their pull-down resistor. Before wakeup from POWERDOWN mode (processing time slots from domain SYSTEM), the sequencer can configure the bucks with default voltage values from OTP and reset any changed VBxxxx\_A settings.

All buck converters provide an optional hardware enable/disable via GPIO1, 2, and 13. A regulator that has to be enabled/disabled from a GPI port selects this feature via its control Bxxxx\_GPI. A change of the output voltage from the state of a GPI is enabled via control VBxxxx\_GPI. After detecting a rising or falling edge at the GPI, the DA9063L configures the enabled regulators with the status of GPI1, GPI2, or GPI13 (the event bit E\_GPI1, E\_GPI2 or E\_GPI13 is automatically cleared). A parallel write access to the regulator control registers is delayed and later overrides the HW configuration. The sequencer does not change regulator settings enabled for GPI control. Powering down to RESET mode automatically disables all buck converters. When the output of a buck converter is combined with a parallel low power LDO, its pull-down resistor needs to be disabled via Bxxxx\_PD\_DIS. Otherwise its output is discharged to GND when being disabled.

To allow DVC transitions under load, the buck current limit should be configured at least 40% higher than the required maximum continuous output current. See Table 35 as a guide to determining this limit.

Min. ISAT (mA)	Frequency (MHz)	Buck Current Limit (mA)	Max. Output Current (mA)									
3800	3	3400	2400									
3100	3	2800	2000									
2400	3	2100	1500									

1700

1200

Table 35: Selection of Buck Current Limit from Coil Parameters

3

1700

To ensure correct regulation, the buck converters require the supply voltage to be 0.7 V higher than the output voltage. As this is not always possible at higher output voltage settings, the converters BUCKMEM, BUCKIO, and BUCKPERI provide a follower mode where the electrical characteristics of the DC-DC converter no longer apply, but instead the PMOS output driver is fully-on and the output voltage simply follows the dropping input voltage. There will be a voltage drop between the buck VDD supply and the output which results from the on-resistance of the buck PMOS driver and the coil, with the voltage drop magnitude being depending on load current. Bucks running in follower mode will temporarily stop switching and by that process will generate PWM mode 3 MHz subharmonics.



### 6.10.1 BUCKCORE1, BUCKCORE2, and BUCKPRO

BUCKCORE1, BUCKCORE2, and BUCKPRO include a full-current (previously overdrive) mode, individually enabled via control BCORE1\_OD, BCORE2\_OD, and BPRO\_OD.

In full-current mode:

- The maximum current capability is 2500 mA
- The selected current limits are automatically doubled
- The guiescent current increases due to the increased switching losses

For full-current mode, the application requires two 47 µF output capacitors and an appropriate inductor that can sustain higher currents without heating up or suffering from inductance degradation.

BUCKCORE1 and 2 can also be merged as a dual-phase BUCKCORE with up to 5000 mA maximum output current. If enabled in OTP via BCORE\_MERGE, the register controls of BUCKCORE2 (except BCORE2\_PD\_DIS) are automatically disabled and the output from both coils must be routed together. The feedback signal for both phases is taken from the sense node switch matrix of BUCKCORE1 (the VBUCKCORE2 pin may be left floating if the internal pull-down resistor is enabled by setting BCORE2\_PD\_DIS = 0). With BCORE1\_FB programmed in OTP to 0b000, a differential remote sensing at the point-of-load can be enabled, using VBUCKCORE2 as a GND sense port. In this mode, the BUCKCORE output capacitor voltage has to be routed to port CORE\_SWS or GP\_FB\_2 (selected via control MERGE\_SENSE). Depending on the settings of BCORE1\_OD, the dual-phase buck provides a maximum 2500 mA or 5000 mA, requiring two or four 47 μF output capacitors, respectively.

BUCKCORE2 always runs on the inverted clock (anti-phase) of BUCKCORE1. The switching node output of both phases must be connected symmetrically on the PCB (with matched routing inductances and resistances).




Figure 27: BUCKCORE1 and BUCKCORE2 in Dual-Phase Remote Sense Mode



### 6.10.2 BUCKPRO in DDR Memory Bus Termination Mode

If enabled via BPRO\_VTT\_EN, BUCKPRO offers an alternative mode to provide VTT bus termination for DDR memory. In this mode, its output voltage tracks 50 % of the VDDQ sense port voltage (Figure 28). In this mode, BUCKPRO must be set to sync mode either by the host or by OTP configuration. If enabled via BPRO\_VTTR\_EN, a second VTTR output provides the same voltage for a DDR VTTR reference rail, buffered with ± 10 mA source/sink capability (requires 0.1 µF stabilization capacitor). With BPRO\_VTTR\_EN being asserted in combination with BPRO\_VTT\_EN released, the DA9063L provides a VTTR reference buffer with BUCKPRO running in a normal output voltage control mode. If memory termination is not required (BPRO\_VTTR\_EN = 0), port VDDQ provides the state of event E\_GPI2 and port VTTR provides the state of the 1.2 V comparator.




Figure 28: BUCKPRO Memory Bus Termination Mode

### 6.10.3 BUCKMEM and BUCKIO in Merged Mode

The converter BUCKMEM can be merged with BUCKIO via control BUCK\_MERGE to form a single DC-DC converter with a maximum output current of 3000 mA (Figure 29). The routing of the switcher output pins to the common inductor must be symmetrical. The VBUCKIO feedback pin may be left floating in merged mode if its internal pull-down resistor is enabled by setting BIO\_PD\_DIS = 0. The inductor (1.0  $\mu$ H) and the output capacitor have to be selected according to the increased output current configuration controls of BUCKIO are disabled by asserting the bit BUCK\_MERGE; the selected current limits of BUCKMEM are automatically doubled.




Figure 29: BUCKMEM Merged With BUCKIO



### 6.11 General Purpose ADC

#### 6.11.1 ADC Overview

The Analog to Digital Converter (ADC) uses a sample and hold successive approximation switched capacitor architecture. It is supplied from VDDCORE (2.5 V). Configured via control ADC\_MODE, it can be used either in high-speed mode with measurement sequences repeated every 1 ms or in economy mode with sequences repeated every 10 ms.

### 6.11.2 ADC Input MUX

The DA9063L provides an ADC with 10-bit resolution and track and hold circuitry combined with an analog input multiplexer (Figure 30). The analog input multiplexer allows conversion of up to nine different inputs. The track and hold circuit ensures stable input voltages at the input of the ADC during the conversion.

The ADC is used to measure the following inputs:

- Channel 0: VSYS\_RES measurement of the system VDD (2.5 V to 5.5 V)
- Channel 1: ADCIN1 RES high impedance input (0 to 2.5 V)
- Channel 2: ADCIN2\_RES high impedance input (0 to 2.5 V)
- Channel 3: ADCIN3\_RES high impedance input (0 to 2.5 V)
- Channel 4: T<sub>J</sub> measurement of internal temperature sensor
- Channel 5: Reserved
- Channel 8: MON\_A8\_RES group 1 internal regulators voltage (0 to 5.0 V)
- Channel 9: MON\_A9\_RES group 2 internal regulators voltage (0 to 5.0 V)
- Channel 10: MON\_A10\_RES group 3 internal regulators voltage (0 to 5.0 V)




Figure 30: ADC Block Diagram

The MUX selects from and isolates the nine inputs, and presents the channel to be measured to the ADC input. When selected, an input amplifier on the  $V_{SYS}$  channel subtracts the VDDCORE reference voltage and scales the signal to the correct value for the ADC.



### 6.11.3 Manual Conversion Mode

Manual measurements by the ADC are initiated by an ADC\_MAN bit register write. The ADC powers up, one conversion is done on the channel specified by ADC\_MUX and the 10-bit result is stored in the ADC\_RES\_H and ADC\_RES\_L registers. After the conversion is completed, the ADC powers down again, ADC\_MAN bit is reset and an IRQ event flag is set (E\_ADC\_RDY). The generation of this IRQ can be masked by the IRQ mask M\_ADC\_RDY.

#### 6.11.4 Automatic Measurements Scheduler

The automatic measurement scheduler allows monitoring of the system voltage  $V_{\text{SYS}}$ , the auxiliary channels ADCIN1 to 3 and the output voltage supervision of embedded regulators. The results are automatically compared with upper and lower thresholds set by power manager registers to give an nIRQ event if a measurement is outside these levels. All measurements are handled by the scheduler system detailed below.

The scheduler performs a sequence of 10 slots continually repeated according to the configured mode. A slot requires 100 µs. The pattern of measurements over the 10 slots depends upon the enabled automatic measurements. Additional manual measurement opportunities are available in slots where automatic measurements have been disabled by control bits in ADC\_CONT. Automatic measurements only store the eight MSBs of the ADC measurement.

Figure 31 shows (with typical configurations) how the different measurements are scheduled.

	Example sequence of the Fe the include mental												
Slot N <u>o</u>	0	1	2	3	4	5	6	7	8	9			
	Α0	A8	М	A1	A9	М	A2	A10	М	А3			

Example sequence of ALITO-ADC measurements

Each Slot allows 1 automatic or manual measurement to be made

- A0 Automatic measurement of VSYS (mux channel 0)
- A1 Automatic measurement of ADCIN1 (mux channel 1)
- A2 Automatic measurement of ADCIN2 (mux channel 2)
- A3 Automatic measurement of ADCIN3 (mux channel 3)
- A8 Automatic measurement of multiplexed regulator output voltages (mux channel 8)
- A9 Automatic measurement of multiplexed regulator output voltages (mux channel 9)
- A10 Automatic measurement of multiplexed regulator output voltages (mux channel 10)

M indicates time slots when a Manual measurement can be made

Figure 31: ADC Sequence



### 6.11.4.1 A0: V<sub>SYS</sub> Voltage nIRQ Measurement Mode

 $V_{SYS}$  is measured, stored in VSYS\_RES and compared with the VSYS\_MON threshold. If the result of the comparison is different to its previous state (being either lower or higher) for three consecutive readings, an E\_VDD\_MON event is generated. Glitches of a duration less than three consecutive measurements do not update the state; events are triggered at rising and falling edges of the state signal. This multiple reading debounces the  $V_{SYS}$  voltage before issuing an nIRQ. After the nIRQ assertion, the automatic measurement of channel  $V_{SYS}$  is paused for reading. The host must clear the associated event flag to re-enable the supervision of  $V_{SYS}$ . The event-causing value is kept in the result register.

If selected via GPIO12\_PIN, the debounced comparator state can be indicated via the GPO12 port, representing a power good signal that can be used, for example, to trigger boot activities on external ICs. If no action is taken to restore the  $V_{\text{SYS}}$  voltage (that is, discharging of the battery continues), the host may consider switching off optional always-on blocks to save energy later on.  $V_{\text{SYS}}$  measurements are enabled via control AUTO\_VSYS\_EN.




Figure 32: V<sub>SYS</sub> Monitor Persistence Behavior



### 6.11.4.2 A1, A2, A3: Automatic Measurement and High/Low Threshold Warning nIRQ Mode

The automatic measurement result of channel ADC\_IN1 is stored in the ADCIN1\_RES register. If a reading of A1 is less than AUTO1\_LOW or greater than AUTO1\_HIGH, then the event flag E\_GPI0 is set. If nIRQ is asserted, the automatic measurement of channel ADC\_IN1 is paused until the host has cleared the associated event flag (the event-causing value is kept in the result register). The assertion of nIRQ can be masked by IRQ mask M\_GPI0, which also disables the pausing of automatic measurements. If debouncing is selected via ADCIN1\_DEB the event is only asserted if two consecutive measurements override the same threshold. The automatic measurement is enabled by register AUTO\_AD1\_EN. In addition, it is possible to use ADCIN\_1 with a 1  $\mu$ A to 40  $\mu$ A current source that allows automatic measurement of a resistor value (programmed via ADCIN1\_CUR). The current source is enabled by AD1\_ISRC\_EN. During automatic measurements the enabled current source is dynamically switched off at the end of the conversion and switched on one slot prior to the next ADCIN\_1 measurement (to enable minimum current consumption, and allow any external capacitance voltage to settle); otherwise its status is static.

A similar functionality is available at ADC\_IN2 and ADC\_IN3. ADC\_IN2 provides notification to the processor via a fixed voltage comparator (also available when ADC is powered down) but the ADCIN2 current source is static (no dynamic switch-off at the end of automatic conversion). The input selection switch of ADC\_IN2 provides an enhanced isolation (80 dB typ.) between the externally-connected circuit and the internal ADC block (for example, allowing the DC supervision of noise sensitive audio lines).




Figure 33: A1, A2, A3 Persistence Behavior



### 6.11.4.3 A8, A9, A10: Automatic Regulator Monitor with Under- or Over-Voltage Shutdown

DA9063L provides the capability to monitor the output voltage of internal regulators. In case of a catastrophic failure, the related regulator is disabled. This feature is enabled using control MON\_MODE. Each internal regulator is assigned to a GPADC input channel and can be individually enabled for monitoring via controls BCORE1\_MON\_EN to LDO11\_MON\_EN. For example, if ADC channel A8 is connected to an enabled regulator and it is also enabled for monitoring, the ADC automatically measures the regulator output voltage every 1 ms (10 ms in ADC economy mode). Simultaneously, two relative thresholds are calculated from the regulator nominal output voltage (supporting DVC). If the regulator is out of range, the voltage measurement is stored inside MON\_A8\_RES, the regulator ID is recorded inside the index MON\_A8\_IDX and the event flag E\_REG\_UVOV is set. To secure a stable output voltage, the monitoring is delayed after regulators are switched on and when changing their voltage level to a new target (that is, during DVC slewing, after writing into the active regulator voltage register, or when the active voltage control register is changing between Vxxx\_A and Vxxx\_B). This delay is programmable using control UVOV\_DELAY.

If debouncing is selected via MON\_DEB, an event is only created if two consecutive measurements exceed the same threshold. The feature is also available for channels A9 and A10.

ADC channel	Regulator	Enable		
A8	BUCKCORE1 BUCKCORE2 BUCKPRO LDO3 LDO11	BCORE1_MON_EN BCORE2_MON_EN BPRO_MON_EN LDO3_MON_EN LDO11_MON_EN		
A9	BUCKIO BUCKMEM BUCKPERI	BIO_MON_EN BMEM_MON_EN BPERI_MON_EN		
A10	LDO7 LDO8 LDO9	LDO7_MON_EN LDO8_MON_EN		

Table 36: Assignment of Regulators for Voltage Monitoring

If more than one regulator is assigned to A8, A9, or A10, the regulator measurements are sequentially multiplexed on this channel (elongates the measurement period of 1 ms or 10 ms by each additional assigned regulator). In the case of an E\_REG\_UVOV event, the regulator monitoring continues and shuts down rails facing catastrophic failure (voltage and IDX controls contain information for determining the cause of the most recently detected under- or over-voltage). When clearing E\_REG\_UVOV via a host write, the related regulator index controls are reset. In the unlikely case in which several regulators from a sequenced ADC channel have triggered an under- or over-voltage condition before the host was able to read the related controls, all monitored supplies may be checked for their actual state (enabled or shutdown) to detect if further supplies have also been shut down in addition to the one captured by the index control.

The assertion of nIRQ can be masked by IRQ mask M\_REG\_UVOV. With a masked nIRQ from regulator supervision, the setting of MON\_RES determines whether an out-of-range detection disables the related regulator or triggers the assertion of port nRESET. In the latter case, nRESET is asserted for 1 ms and continues to be asserted until the regulator returns to being in range (regulators that are not enabled but are selected for monitoring do not trigger the assertion of nRESET). With a masked nIRQ, GP\_FB2 can be configured to flag PWR\_OK, indicating that all monitored regulator voltages are in-range. Selecting disabled regulators for monitoring suppresses the assertion of PWR\_OK.



The regulator monitor unit provides alternative modes selected via MON MODE. In measurementonly mode, the event flag E\_REG\_UVOV is set for every automatic measurement result being available on either A8, A9, or A10 (with a maximum of one regulator per channel being enabled for measurements). When enabled, an auto-measurement on A8, A9, or A10 allows the host to get its actual output voltage from registers MON\_A8\_RES to MON\_A10\_RES. When multiple ADC channels are enabled for automatic regulator voltage measurements, the burst measurement mode may reduce the control interface traffic and number of nIRQ assertions. When the ADC time slot of A10 has finished, the event flag E REG UVOV is set (independent of A10 being enabled for automeasurements). The host can then read the measurement results stored inside MON A8 RES -MON A10 RES as a block, During measurement modes, there are no threshold comparisons or regulator shutdowns. If the nIRQ line was asserted, automatic measurements on channels A8 (A9 and A10) are paused until the host has cleared the associated event flag (the event-causing value is kept in the result registers). During measurement modes, E REG UVOV is cleared by writing the read value into register EVENT\_B. To sequentially measure other regulators on ADC input channels A8, A9, and A10, the host has to set the monitor enable for the next measurement slot to the required regulator before clearing the event. The assertion of nIRQ can be masked by IRQ mask M REG UVOV, which also disables the pausing of automatic measurements. For further information about voltage monitoring, please see DA9063 Voltage Monitoring [2].

#### Note

Voltage monitoring function cannot be used for any LDO in bypass mode.

### 6.11.4.4 A4: Manual Measurement T<sub>J</sub>

The 10-bit result of manual measurements is stored in the registers ADC\_RES\_L and ADC\_RES\_H. Channel 4 (T<sub>J</sub>) is used to measure the output of the internal temperature sensor (generated from a proportional to absolute temperature (PTAT) current using a bandgap reference circuit). The ADC measurement result and the T\_OFFSET value can be used by the host to calculate the internal junction temperature, defined by the following formula:

$$T_{J}$$
 [°C] = -0.398 \* (ADC -  $T_{OFFSET}$ ) + 330

Manual measurements on A8 to A10 are possible, but require disabling the automatic measurements on these channels and also ensuring that only one regulator is connected to each of these ADC channels.

### **NOTE**

The T\_OFFSET value is stored in the T\_OFFSET register at address 0x104 during manufacture.

### 6.11.5 Fixed Threshold Comparator

A comparator with a threshold of 1.2 V is connected to the input of ADC channel 2. The comparator is asserted when the input voltage exceeds or drops below 1.2 V for at least 10 ms (debouncing). After being enabled via COMP1V2\_EN, the status flag COMP1V2 indicates the actual state and a maskable interrupt request E\_COMP1V2 is generated at the falling and rising edge state transitions. The comparator may be disabled via COMP1V2\_EN when auto-measurements with high resolution are executed on ADCIN2.



### 6.12 Adjustable Frequency Internal Oscillator

An internal oscillator provides a nominal 6.0 MHz clock that is divided down to 3.0 MHz for the buck converters. It is divided down to 2.0 MHz to control the digital core, timers, PWM units, charge pump and ADC. The frequency of the internal oscillator is adjusted during the initial start-up sequence of the DA9063L to within 5 % of the nominal 6.0 MHz. It can be adjusted further within ±10 % via register control OSC\_FRQ. The tolerance of this frequency affects most absolute timer values and PWM repetition rates (for example, LED and vibrator mode drivers) of the DA9063L.

### 6.13 Reference Voltage Generation: VREF, VLNREF

The DA9063L includes a temperature-independent voltage reference circuit which is derived from an internal band-gap reference and OTP-trimmed buffer amplifier. The output voltage on VREF is trimmed to 1.2 V and the reference is decoupled by an external capacitor on the VREF pin. A lower voltage instance of VREF is provided at VLNREF (0.9 V) and used for the LDOs. These pins must not be loaded. The IREF pin provides the internally used accurate current bias and requires an external 200 k $\Omega$  precision resistor.

### 6.14 Thermal Supervision

The application must ensure that the DA9063L junction temperature does not exceed 125 °C. To protect the DA9063L from damage due to excessive power dissipation, the internal temperature is continuously monitored. Whenever the junction temperature is higher than TEMP\_WARN = 125 °C, an E\_TEMP event is asserted and an IRQ is generated for the host. If this occurs during POWERDOWN mode, a wakeup is triggered.

The host may then check the exact junction temperature by a manual measurement on GPADC channel 4. An 8-bit OTP register (T\_OFFSET) can be used to store its offset at a known temperature (for example 50 °C) to improve the absolute accuracy, which should then be ±7 °C of the measured silicon die junction temperature. This T\_OFFSET can be used by the host to calculate the absolute die temperature.

The absolute die junction temperature can be calculated by the host using the result from the ADC channel 4 measurement result and the T\_OFFSET trim values.

When the junction temperature exceeds 125 °C, it is recommended to shut down optional functions of the application allowing the DA9063L to cool. When the junction temperature increases further, exceeding TEMP\_CRIT = 140 °C, the fault flag TEMP\_CRIT is asserted in the FAULT\_LOG register and the DA9063L immediately shuts down to RESET mode. The fault condition remains as long as the junction temperature is higher than TEMP\_WARN. The TEMP\_CRIT flag can be evaluated by the application after the next power up. Whenever the junction temperature exceeds TEMP\_POR = 150 °C, a POR to the digital core is immediately asserted and this stops all functions of the DA9063L. This is necessary to prevent the possibility of permanent device damage.

### 6.15 Main System Rail Voltage Supervision

The supervision of the system supply  $V_{SYS}$  is performed by two comparators. One monitors the under-voltage level VDD\_FAULT\_LOWER (fault condition indicator); the other, VDD\_FAULT\_UPPER, indicates a good (valid) battery/external supply. The high-to-low transition of the VDD\_FAULT\_UPPER signal is also used as a low system supply warning indicator, informing the host via event E\_VDD\_WARN (or the assertion of port nVDDFAULT) that the system rail may soon drop below the under-voltage threshold.

The VDD\_FAULT\_LOWER threshold is OTP-configurable and can be set via the VDD\_FAULT\_ADJ control bits from 2.5 V to 3.25 V in steps of 50 mV. The VDD\_FAULT\_UPPER level is also OTP-configurable and can be set via the VDD\_HYST\_ADJ from 100 to 450 mV higher than the programmed VDD\_FAULT\_LOWER threshold.



## 7 Register Map

This section provides an overview of the registers. A description of each register is provided in Appendix A.

This section gives an overview of all user accessible registers in the Register map table. Detailed descriptions are given in Register description tables, which are grouped per functional block. Optionally, use bookmarks in the table title to create hyperlinks between entries in the Register map table and the related Register description table.



(Hex)					PAGE 0				
00	PAGE_CON			Reserved	Reserved	Reserved		REG_PAGE	
					trol and Event Registe				
01	STATUS_A	Reserved	Reserved	Reserved	Reserved	COMP1/2	DVC_BUSY	WAKE	nONKEY
02	STATUS_B	GPI7	GPI6	GPI5	GPI4	GP13	GPI2	GPI1	GPI0
03	STATUS_C	GP16	GPI14	GP113	GPI12	GPI11	GPI10	GPI9	GPI8
04	STATUS_D	LDO11_LIM	LDO8_LIM	LDO7_LIM	LDO4_LIM	LDO3_LIM	Reserved	Reserved	Reserved
05	FAULT_LOG EVENT_A	WAIT_SHUT	nSHUTDOWN	KEY_RESET EVENTS_B	TEMP_CRIT	VDD_START	VDD_FAULT	POR	TWD_ERROR
06 07	EVENT_A EVENT B	EVENTS_D E_VDD_WARN	EVENTS_C E VDD MON	E_DVC_RDY	E_SEQ_RDY E_REG_UVOV	E_ADC_RDY E_LDO_LIM	E_TICK E_COMP_1V2	E_ALARM E_TEMP	E_nONKEY E_WAKE
08	EVENT_C	E_VDD_WARN E_GPI7	E_GPI6	E_GPI5	E_REG_UVUV E_GPI4	E_GPI3	E_GPI2	E_GPI1	E_GPI0
09	EVENT_D	E_GP16	E_GP14	E_GPI13	E_GPI12	E_GP1ff	E_GP110	E_GPI9	E_GPI8
0A	IRQ_MASK_A	Reserved	Reserved	Reserved	M_SEQ_RDY	M_ADC_RDY	M_TICK	M_ALARM	M_nONKEY
0B	IRQ_MASK_B	M_VDD_WARN	M_VDD_MON	M_DVC_RDY	M_REG_UVOV	M_LDO_LIM	M_COMP_1V2	M_TEMP	M_WAKE
0C	IRQ_MASK_C	M_GP17	M_GP16	M_GP15	M_GPI4	M_GPI3	M_GPI2	M_GPI1	M_GP10
0D	IRQ_MASK_D	M_GP115	M_GPI14	M_GP113	M _GP I12	M_GPI11	M_GPI10	M_GP19	M_GP18
0E	CONTROL_A	CP_EN	M_POWER1_EN	M_POWER_EN	M_SYSTEM_EN	STANDBY	POWER1_EN	POWER_EN	SYSTEM_EN
0F	CONTROL_B	BUCK_SLOWSTART	Reserved	Reserved	nONKEY_LOCK	nRES_MODE	RESET_BLINKING	WATCHDOG_DIS	CHG_SEL
10	CONTROL_C	DEF_SUPPLY		_RATE	OTPREAD_EN	AUTO_BOOT		DEBOUNCING	
11	CONTROL_D	BLINK_			BLINK_FRQ			TWDSCALE	
12	CONTROL_E	V_LOCK	PM_FB3_PIN	PM_FB2_PIN	PM_FB1_PIN	ECO_M ODE	RTC_EN	RTC_MODE_SD	RTC_MODE_PD
13	CONTROL_F	Reserved	Reserved	Reserved	Reserved	Reserved	WAKE_UP	SHUTDOWN	WATCHDOG
14	PD_DIS	PM CONT_DIS	OUT32K_PAUSE	BBAT_DIS GPI	Reserved O Control Registers (G	HS2IF_DIS	PMIF_DIS	GPADC_PAUSE	GPI_DIS
15	GPI00-1	GPIO1_WEN	GPIO1_TYPE	GPIO-		GPIO0_WEN	GPIO0_TYPE	GPIO	0_P IN
16	GPI02-3	GPIO3_WEN	GPIO3_TYPE	GP IO		GPIO2_WEN	GPIO2_TYPE		2_P IN
17	GPIO4-5	GPIO5_WEN	GPIO5_TYPE	GP IO	5_PIN	GPIO4_WEN	GPIO4_TYPE	GP10	4_PIN
18	GPI06-7	GPIO7_WEN	GPIO7_TYPE	GP107		GPIO6_WEN	GPIO6_TYPE		6_PIN
19	GPIO8-9	GPIO9_WEN	GPIO9_TYPE	GP109		GPIO8_WEN	GPIO8_TYPE		8_P IN
1A	GP IO10-11	GPIO11_WEN	GPIO11_TYPE	GPI01		GPIO10_WEN	GPIO10_TYPE		10_P IN
1B	GPIO12-13	GPIO13_WEN	GPIO13_TYPE	GPIO1		GPIO12_WEN	GPIO12_TYPE		12_P IN
1C	GPI014-15	GPIO15_WEN	GPIO15_TYPE	GPIO1		GPIO14_WEN	GPIO14_TYPE		14_PIN GPIO0 MODE
1D	GPIO_MODE0-7 GPIO_MODE8-15	GPIO7_ M ODE	GPIO6_ MODE	GPIO5_ MODE	GPIO4_ M ODE	GPIO3_ M ODE	GPIO2_M ODE	GPIO1_ M ODE	G. 101
1E 1F	SWITCH_CONT	GPIO15_ M ODE	GPIO14_ MODE CORE_SW_INT	GPIO13_ M ODE SWITC	GPIO12_MODE	GPIO11_ M ODE PERI_S	GPIO10_MODE	GPIO9_ M ODE	GPIO8_MODE SW_GPI
4	SWITCH_CONT	CP_EN_M ODE	CORE_SW_INT		lator Control Registers		W_GF1	CORE	SW_GF1
20	BCORE2_CONT	Reserved	VBCO	RE2_GPI	Reserved	BCORE2_CONF	BCORE	2 GPI	BCORE2 EN
21	BCORE1_CONT	CORE_SW_CONF		RE1_GPI	CORE_SW_EN	BCORE1_CONF	BCOR	E1_GPI	BCORE1_EN
22	BPRO_CONT	Reserved	VBPF	10_GP1	Reserved	BPRO_CONF	BPRO	_GPI	BPRO_EN
23	BMEM_CONT	Reserved	VBME	M_GPI	Reserved	BMEM_CONF	BMEN	I_GPI	BMEM_EN
24	BIO_CONT	Reserved	VBIO	O_GPI	Reserved	BIO_CONF	BIO.	GPI	BIO_EN
25	BPERI_CONT	PERI_SW_CONF		RI_GPI	PERI_SW_EN	BPERI_CONF	BPER		BPERI_EN
26	LDO1_CONT	LDO1_CONF		D1_GPI	Reserved	LDO1_PD_DIS	LD01		LDO1_EN
27	LDO2_CONT	LDO2_CONF		02_GPI	Reserved	LDO2_PD_DIS	LD O 2		LDO2_EN
28	LDO3_CONT	LD03_CONF		3_GPI	Reserved	LDO3_PD_DIS	LD03		LDO3_EN
29 2A	LDO4_CONT LDO5_CONT	LDO4_CONF LDO5_CONF		04_GPI 05_GPI	Reserved VLDO5_SEL	LDO4_PD_DIS LDO5_PD_DIS	LDO4		LDO4_EN LDO5_EN
2B	LDO6_CONT	LDOS_CONF		06_GPI	VLDO6_SEL	LDO5_PD_DIS	LD06		LDO6_EN
2C	LD07_CONT	LD07_CONF		7_GPI	VLDO7_SEL	LDO7_PD_DIS	LD07		LDO7_EN
2D	LDO8_CONT	LDO8_CONF	VLDC	08_GPI	VLDO8_SEL	LDO8_PD_DIS	LD08	_GPI	LDO8_EN
2E	LDO9_CONT	LDO9_CONF	VLD	9_GPI	VLDO9_SEL	LDO9_PD_DIS	LD O 9	_GPI	LDO9_EN
2F	LDO10_CONT	LDO10_CONF		10_GPI	VLDO10_SEL	LDO10_PD_DIS	LD Q 10	)_GPI	LDO10_EN
30	LDO11_CONT	LDO11_CONF	VLDC	11_GPI	VLDO11_SEL	LDO11_PD_DIS	LD01	1_GPI	LDO11_EN
31	VIB	Reserved	Reserved			VIB_			
32	DVC_1	VLDO3_SEL	VLDO2_SEL	VLDO1_SEL	VBPERI_SEL	VBMEM_SEL	VBPRO_SEL	VBCORE2_SEL	VBCORE1_SEL  VBIO SEL
33	DVC_2	VLDO4_SEL	Reserved	Reserved GP-AD	Reserved C Control Registers (C	Reserved	Reserved	Reserved	VBIO_SEL
34	ADC_MAN	Reserved	Reserved	ADC_MODE	ADC_MAN	JFADC)	ADC_	M UX	
35	ADC_CONT	COM P1V2_EN	AD3_ISRC_EN	AD2_ISRC_EN	AD1_ISRC_EN	AUTO_AD3_EN	AUTO_AD2_EN	AUTO_AD1_EN	AUTO_VSYS_EN
36	VSYS_MON					S_M ON			
37	ADC_RES_L	ADC_RE	S_LSB	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
38	ADC_RES_H					RES_MSB			
39	VSYS_RES					S_RES			
3A	ADCIN1_RES					IN1_RES			
3B 3C	ADCIN2_RES ADCIN3_RES					N2_RES N3_RES			
3D	MON1_RES					N1_RES			
3E	MON1_RES MON2_RES					12_RES			
3F	MON3_RES					I3_RES			
J.				RTC Cale	endar and Alarm Regist				
40	COUNT_S	RTC_READ	Reserved			COUN	T_SEC		
41	COUNT_MI	Reserved	Reserved			COUN	T_MIN		
42	COUNT_H	Reserved	Reserved	Reserved			COUNT_HOUR		
43	COUNT_D	Reserved	Reserved	Reserved			COUNT_DAY		
44	COUNT_MO	Reserved	Reserved	Reserved	Reserved		COUNT_	MONTH	
45	COUNT_Y	Reserved	MONITOR			COUNT			
46	ALARM_S	ALARM_				ALARI ALARI			
47 48	ALARM_MI ALARM H	Reserved Reserved	Reserved Reserved	Reserved		ALARI	M_MIN ALARM_HOUR		
48	ALARM_H ALARM_D	Reserved Reserved	Reserved Reserved	Reserved Reserved			ALARM_HOUR ALARM_DAY		
49 4A	ALARM_MO	Reserved	Reserved	TICK_WAKE	TICK_TYPE		ALARM_DAT	MONTH	
4B	ALARM_Y	TICK_ON	ALARM_ON	********		ALARM		-	
4C	SECOND_A				SECO	DNDS_A			
4D	SECOND_B				SECO	ONDS_B			
4E	SECOND_C				SECO	DNDS_C			
4F	SECOND_D				SECO	DNDS_D			



					. DACE 4						
90	PACE CON			Roserved	PAGE 1	Roserval					
80	PAGE_CON			Reserved Sequi	Reserved encer Control Registers	Reserved (SEQ)					
81	SEQ		NXT_SE	Q_START	one of the state o	/(U_U)	SEQ_POINTER				
82	SEQ_TIMER		SEQ_D	UM M Y			SEQ_TIME				
83	ID_2_1		LDO2				LD01_STEP				
84	ID_4_3		LDO4			LD03_STEP					
85	ID_6_5		LDO6			LD05_STEP LD07_STEP					
86 87	ID_8_7 ID_10_9		LD 08,				LDO9_STEP				
88	ID_10_9 ID_12_11		PD_DIS				LD01_STEP				
89	ID_14_13		BUCKCOF				BUCKCORE1_STEP				
8A	ID_16_15		BUCKIO				BUCKPRO_STEP				
8B	ID_18_17		BUCKPE	RI_STEP			BUCKMEM_STEP				
8C	ID_20_19		PERI_S	W_STEP			CORE_SW_STEP				
8D	ID_22_21			L1_STEP			GP_RISE1_STEP				
8E	ID_24_23		GP_FAL				GP_RISE2_STEP				
8F 90	ID_26_25 ID_28_27		GP_FAL GP_FAL				GP_RISE3_STEP GP_RISE4_STEP				
91	ID_28_27 ID_30_29		GP_FAL				GP_RISE5_STEP				
92	ID_32_31			STEP			WAIT_STEP				
93	Reserved			erved			Reserved				
94	Reserved		Rese	erved			Reserved				
95	SEQ_A			R_END			SYSTEM_END				
96	SEQ_B		PART_				MAX_COUNT				
97	WAIT	WAIT_		TIM E_OUT	WAIT_M ODE	WAIT_TIME	WAIT_TIME				
98	EN_32K	OUT_32K_EN	RTC_CLOCK	OUT_CLOCK	DELAY_M ODE	CRYSTAL RESET_	STABILISATION_TIME				
99	RESET	RESET_E	- V L N I	Regu	lator Setting Registers		TIMES				
9A	BUCK_ILIM_A		BMEN		lator Setting Registers	(NEO)	BIO_ILIM				
9B	BUCK_ILIM_B		BPER	_			BPRO_ILIM				
9C	BUCK_ILIM_C		BCORE	E2_ILIM			BCORE1_ILIM				
9D	BCORE2_CONF	BCORE2		BCORE2_PD_DIS	Reserved	Reserved	BCORE2_FB				
9E	BCORE1_CONF	BCORE1_		BCORE1_PD_DIS	Reserved	Reserved	BCORE1_FB				
9F	BPRO_CONF	BPRO_I		BPRO_PD_DIS	BPRO_VTT_EN	BPRO_VTTR_EN	BPRO_FB				
A0	BIO_CONF BMEM_CONF	BIO_M BMEM_		BIO_PD_DIS	Reserved	Reserved	BIO_FB BMEM_FB				
A1 A2	BPERI_CONF	BPERI		BMEM_PD_DIS BPERI_PD_DIS	Reserved Reserved	Reserved Reserved	BPERI_FB				
A3	VBCORE2 A	BCORE2_SL_A		טו באובו סבטוס	Reserved	VBCORE2_A					
A4	VBCORE1_A	BCORE1_SL_A				VBCORE1_A					
A5	VBPRO_A	BCPRO_SL_A				VBPRO_A					
A6	VBM EM_A	BMEM_SL_A				VBMEM_A					
A7	VBIO_A	BIO_SL_A				VBIO_A					
A8	VBPERI_A	BPERI_SL_A				VBPERI_A					
A9 AA	VLDO1_A	LDO1_SL_A	Reserved Reserved			VLD C					
AB	VLDO2_A	LDO2_SL_A LDO3_SL_A	Reserved			VLDO3_A	2_^				
AC						VLDO4_A					
AU	VLDO4_A										
AD	VLDO4_A VLDO5_A	LDO4_SL_A LDO5_SL_A	Reserved		VLD05_A						
AD AE	VLDO4_A VLDO5_A VLDO6_A	LDO4_SL_A	Reserved Reserved			VLDC	6_A				
AD AE AF	VLDO4_A  VLDO5_A  VLDO6_A  VLDO7_A	LDO4_SL_A LDO5_SL_A LDO6_SL_A LDO7_SL_A	Reserved Reserved			VLD C	6_A 7_A				
AD AE AF B0	VLDO4_A  VLDO5_A  VLDO6_A  VLDO7_A  VLDO8_A	LD04_SL_A  LD05_SL_A  LD06_SL_A  LD07_SL_A  LD08_SL_A	Reserved Reserved Reserved			VLDO VLDO VLDO	6_A 7_A 8_A				
AD AE AF B0 B1	VLDO4_A  VLDO5_A  VLDO6_A  VLDO7_A  VLDO8_A  VLDO8_A	LD04_SL_A LD05_SL_A LD06_SL_A LD07_SL_A LD08_SL_A LD09_SL_A	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC	6_A 7_A 8_A 9_A				
AD AE AF B0 B1 B2	VLDO4_A VLDO5_A VLDO6_A VLDO7_A VLDO9_A VLDO9_A VLDO10_A	LD04_SL_A LD05_SL_A LD06_SL_A LD07_SL_A LD08_SL_A LD09_SL_A LD09_SL_A LD010_SL_A	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1	VLDOLA VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_A VLDOS_B	LD04_SL_A LD05_SL_A LD06_SL_A LD07_SL_A LD08_SL_A LD09_SL_A	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1 B2 B3	VBCORE1_B	LD04_SL_A LD05_SL_A LD05_SL_A LD07_SL_A LD08_SL_A LD08_SL_A LD08_SL_A LD09_SL_A LD019_SL_A LD010_SL_A	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE2_B VBCORE1_B	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1 B2 B3 B4 B5 B6	VBCORE1_B VBPRO_B	LD04 SL A LD05 SL A LD05 SL A LD06 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD011 SL A BCOREZ SL B BCOREZ SL B BCOREZ SL B	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDO VLDO VBCORE2_B VBCORE1_B VBPRO_B	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7	VBCORE1_B VBPRO_B VBMEM_B	LD04 SL A LD05 SL A LD05 SL A LD06 SL A LD07 SL A LD08 SL A LD08 SL A LD09 SL A LD09 SL A LD01 SL A BCOREZ SL B BCOREZ SL B BCORES SL B BCORES SL B BCORES SL B BCORES SL B	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDO VLDO VBCORE2_B VBCORE1_B VBPRO_B VBMEM_B	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8	VBCORE1_B  VBPRO_B  VBMEM_B  VBIO_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BC0REZ.SL.B  BCORET.SL.B  BCPRO_SL.B  BMEM_SL.B  BIOS.L.B	Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VBCORE2_B VBCORE1_B VBPRO_B VBMEM_B VBIO_B	6_A 7_ A 8_A 9_ A 10_ A				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8	VBCORE1_B  VBPRO_B  VBMEM_B  VBIO_B  VBPERI_B	LD04 SL A LD05 SL A LD05 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD09 SL A LD011 SL A BCORE2 SL B BCORE1 SL B BCPR0 SL B BMEM SL B BPR1 SL B BPR1 SL B	Reserved Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VBCORE2_B VBCORE1_B VBPRO_B VBNEM_B VBNE_B VBPEI_B	6_A 7_ A 8_A 9_ A 10_ A 11_ A				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA	VBCORELB  VBPRO_B  VBMEM_B  VBIO_B  VBPERLB  VLDOLB	LD04 SL A LD05 SL A LD05 SL A LD06 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD09 SL A LD09 SL A BCOREZ SL B BCOREZ SL B BCOREZ SL B BCPRO SL B BMEM SL B BPERI SL B LD01 SL B BPERI SL B	Reserved Reserved Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1_B VBCORE1_B VBPRO_B VBDC_B VBPERI_B VBPERI_B VLDC	6_A 7. A 8. A 9_A 10_A 11_B				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8	VBCORE1_B  VBPRO_B  VBMEM_B  VBIO_B  VBPERI_B	LD04 SL A LD05 SL A LD05 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD09 SL A LD011 SL A BCORE2 SL B BCORE1 SL B BCPR0 SL B BMEM SL B BPR1 SL B BPR1 SL B	Reserved Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VBCORE2_B VBCORE1_B VBPRO_B VBNEM_B VBNE_B VBPEI_B	6_A 7. A 8. A 9_A 10_A 11_B				
AD AE AF BO B1 B2 B3 B4 B5 B6 B7 B8 BB BC BD	VBCORELB  VBPRO_B  VBMEM_B  VBIO_B  VBPERLB  VLDOLB  VLDOLB	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BC0REZ.SL.B  BCORET.SL.B  BCPRO.SL.B  BMEM.SL.B  BIMEM.SL.B  BIMEM.SL.B  BLD01.SL.B  LD01.SL.B  LD01.SL.B	Reserved Reserved Reserved Reserved Reserved Reserved			VLDC2 VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1_B VBPRO_B VBMEM_B VBDCB VBPERI_B VLDC VLDC3_B VLDC3_B VLDC3_B	6_A 7. A 8. A 9_A 10. A 11. B 2_B				
AD AE AF BO B1 B2 B3 B4 B5 B6 B7 BA BB BC BD BE	VBCORELB  VBPRO_B  VBMEM_B  VBIO_B  VBPERLB  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO4_B	LD04.SL.A LD05.SL.A LD05.SL.A LD07.SL.A LD08.SL.A LD09.SL.A LD09.SL.A LD011.SL.A BCORE2.SL.B BCORE2.SL.B BCPR0_SL.B BBURM.SL.B BBURM.SL.B BPERI_SL.B LD01.SL.B LD01.SL.B LD01.SL.B	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VBCORE2_B VBCORE1_B VBPRO_B VBMEM_B VBIO_B VBPERI_B VLDC VLDC VLDC3_B VLDC4_B VLDC4_B	6_A 7. A 8. A 9. A 10. A 11. A				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF	VBCORELB VBPRO_B VBMEM_B VBIO_B VBPERLB VLDOLB VLDOLB VLDOLB VLDOLB VLDOS_B VLDOS_B VLDOS_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BUD1.SL.B  BUD1.SL.B  LD02.SL.B  LD03.SL.B  LD03.SL.B  LD04.SL.B  LD04.SL.B  LD04.SL.B  LD04.SL.B  LD05.SL.B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1_B VBCORE1_B VBNC_B VBNC_B VBNC_B VBNC_B VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8_A 9. A 10. A 11. B 2_B 5. B 6_B				
AD AE AF BO BE BE BE CO BD AE BE BE CO BD AE BE BE CO BD AE BE BE BE CO BD AE BE BE BE BE BE BE CO BD BE	VBCORE1.B  VBPRO_B  VBMEM_B  VBO_B  VBPERI.B  VLDO1.B  VLDO2.B  VLDO4.B  VLDO5.B  VLDO6.B  VLDO6.B	LD04 SL A LD05 SL A LD05 SL A LD06 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD09 SL A LD09 SL A LD01 SL A BCOREZ SL B LD01 SL B LD02 SL B LD03 SL B LD04 SL B LD05 SL B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1_B VBCORE1_B VBPRID VBPRID VLDC VLDO3_B VLDC3_B VLDC4_C VLDC	6_A 7. A 8. A 9_A 10. A 11. B 2_B 5_B 6_B 7. B				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 BC BD BE BF C0 C1	VBCORELB  VBPRO.B  VBNCM.B  VBIO_B  VBFERLB  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO5_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO6_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BCOREZ.SL.B  BCOREL.SL.B  BCOREL.SL.B  BUBBBB.SL.B  BMEM.SL.B  BIN SL.B  BUD01.SL.B  LD01.SL.B  LD01.SL.B  LD02.SL.B  LD03.SL.B  LD04.SL.B  LD05.SL.B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1,B VBPRO_B VBMM_B VBIO_B VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9_A 10_A 11_B 2_B 5_B 6_B 7_B 8_B 8_B				
AD AE AF BO BI	VBCORE1.B  VBPRO_B  VBMCML B  VBIO_B  VBFERI_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BMEM_SL.B  BPERI_SL.B  LD02.SL.B  LD03.SL.B  LD04.SL.B  LD04.SL.B  LD05.SL.B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1,B VBCORE1,B VBNC,B VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8_A 9. A 10. A 11. B 2. B 6_B 7. B 8_B 9. B				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 BB BC C0 C1 C2 C3	VBCORE1B  VBPRO_B  VBMEM_B  VBDC_B  VBPERI_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO9_B  VLDO9_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD01.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BCORE1.SL.B  LD01.SL.B  BOD SL.B  LD02.SL.B  LD03.SL.B  LD03.SL.B  LD04.SL.B  LD05.SL.B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VBCORE1_B VBPR0_B VBNEM_B VBDCREB VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9_A 10. A 11. B 2_B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF BO BI	VBCORE1.B  VBPRO_B  VBMCML B  VBIO_B  VBFERI_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD08.SL.A  LD09.SL.A  LD09.SL.A  LD011.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BMEM_SL.B  BPERI_SL.B  LD02.SL.B  LD03.SL.B  LD04.SL.B  LD04.SL.B  LD05.SL.B	Reserved	Backup Batt	ery Charger Control Re	VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9_A 10. A 11. B 2_B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 BB BC C0 C1 C2 C3	VBCORE1B  VBPRO_B  VBMEM_B  VBDC_B  VBPERI_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO6_B  VLDO9_B  VLDO9_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD01.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BCORE1.SL.B  LD01.SL.B  BOD SL.B  LD02.SL.B  LD03.SL.B  LD03.SL.B  LD04.SL.B  LD05.SL.B	Reserved		ery Charger Control Re	VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9_A 10. A 11. B 2_B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF BO BO BE BF CO CO CC	VBCORELB  VBPRO_B  VBMCM_B  VBIO_B  VBFERLB  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO9_B  VLDO9_B  VLDO9_B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD01.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BCORE1.SL.B  LD01.SL.B  BOD SL.B  LD02.SL.B  LD03.SL.B  LD03.SL.B  LD04.SL.B  LD05.SL.B	Reserved		ery Charger Control Re GPIO PWM (LED)	VLD02  VLD04	6_A 7. A 8_A 9. A 10. A 11. A 11. B 2. B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF AF BO BE BF CO CC	VBCORELB  VBRO.B  VBRO.B  VBIO.B  VBIO.B  VLDO1.B  VLDO2.B  VLDO3.B  VLDO4.B  VLDO5.B  VLDO6.B  VLDO6.B  VLDO7.B  VLDO7.B  VLDO7.B  VLDO9.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B	LD04.SL.A  LD05.SL.A  LD05.SL.A  LD07.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD09.SL.A  LD01.SL.A  BCORE2.SL.B  BCORE1.SL.B  BCORE1.SL.B  BCORE1.SL.B  LD01.SL.B  BOD SL.B  LD02.SL.B  LD03.SL.B  LD03.SL.B  LD04.SL.B  LD05.SL.B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8_A 9. A 10. A 11. A 11. B 2. B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF BO BO BI BI BE BE BE BE BE CO CI CC	VBCORE1B  VBPRO_B  VBMEM_B  VBIO_B  VBPERI_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO9_B  VLDO9_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  OPPOILED  GPO1_LED	LD04 SL A LD05 SL A LD05 SL A LD05 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD011 SL A BCORE2 SL B BCORE1 SL B BCORE1 SL B BCORE1 SL B LD01 SL B LD01 SL B LD02 SL B LD03 SL B LD03 SL B LD04 SL B LD05 SL B LD05 SL B LD05 SL B LD07 SL B LD07 SL B LD07 SL B LD09 SL B LD01 SL B LD01 SL B LD01 SL B LD05 SL B LD07 SL B LD08 SL B LD09 SL B	Reserved			VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8_A 9. A 10. A 11. A 11. B 2. B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF AF BO BE BF CO CC	VBCORELB  VBRO.B  VBRO.B  VBIO.B  VBIO.B  VLDO1.B  VLDO2.B  VLDO3.B  VLDO4.B  VLDO5.B  VLDO6.B  VLDO6.B  VLDO7.B  VLDO7.B  VLDO7.B  VLDO9.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B  VLDO1.B	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD011. SL. A LD011. SL. A BCORE2. SL. B BCORE1. SL. B BFRI SL. B BFRI SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD	Reserved	:_ISET	GPIO PWM (LED)	VLDC	6_A 7. A 8_A 9. A 10. A 11. A 11. B 2. B 5_B 6_B 7. B 8_B 9_B 10. B				
AD AE AF BO CO	VBCORELB  VBRO.B  VBRO.B  VBIO.B  VBIO.B  VBDOLB  VLDO1.B  VLDO2.B  VLDO3.B  VLDO6.B  VLDO6.B  VLDO7.B  VLDO9.B  VLDO9.B  VLDO1.B  GPO1.LED  GPO1.LED	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD09. SL. A LD011. SL. A BCOREZ. SL. B LD01. SL. B LD01. SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD06. SL. B LD07. SL. B LD09. SL.	Reserved	GP-AD	GPIO PWM (LED)  C Threshold Registers	VLDC  VLDC  VLDC  VLDC  VLDC  VLDC  VBCORE1,B  VBPRO_B  VBPRO_B  VBPRO_B  VBPRO_B  VBDCRE1,B  VLDC  VL	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				
AD AE AF BO BO BE BF CO C1 C2 C3 C4 C5 C6 C7 C8 C9 C9	VBCORELB  VBPRO_B  VBMCMLB  VBIO_B  VBFERLB  VLDO1_B  VLDO2_B  VLDO3_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  FOR THE TORK TORK TORK TORK TORK TORK TORK TORK	LD04 SL A LD05 SL A LD05 SL A LD05 SL A LD07 SL A LD08 SL A LD09 SL A LD09 SL A LD011 SL A BCORE2 SL B BCORE1 SL B BCORE1 SL B BCORE1 SL B LD01 SL B LD01 SL B LD02 SL B LD03 SL B LD03 SL B LD04 SL B LD05 SL B LD05 SL B LD05 SL B LD07 SL B LD07 SL B LD07 SL B LD09 SL B LD01 SL B LD01 SL B LD01 SL B LD05 SL B LD07 SL B LD08 SL B LD09 SL B	Reserved	:_ISET	GPIO PWM (LED)  C Threshold Registers  ADCIN3_CUR	VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				
AD AE AF	VBCORELB  VBRO.B  VBMEM.B  VBIO.B  VBFERLB  VLDOLB  VLDOLB  VLDO2.B  VLDO3.B  VLDO4.B  VLDO6.B  VLDO6.B  VLDO6.B  VLDO6.B  VLDO7.B  VLDO7.B  VLDO9.B  VLDO9.B  VLDO9.B  VLDO9.C  VLDO9.	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD09. SL. A LD011. SL. A BCOREZ. SL. B LD01. SL. B LD01. SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD06. SL. B LD07. SL. B LD09. SL.	Reserved	GP-AD	GPIO PWM (LED)  C Threshold Registers ADCIN3_CUR AUTO	VLDC	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				
AD AE AF BO BO BE BF CO C1 C2 C3 C4 C5 C6 C7 C8 C9 C9	VBCORELB  VBPRO_B  VBMCMLB  VBIO_B  VBFERLB  VLDO1_B  VLDO2_B  VLDO3_B  VLDO6_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  FOR THE TORK TORK TORK TORK TORK TORK TORK TORK	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD09. SL. A LD011. SL. A BCOREZ. SL. B LD01. SL. B LD01. SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD06. SL. B LD07. SL. B LD09. SL.	Reserved	GP-AD	GPIO PWM (LED)  C Threshold Registers  ADCIN3_CUR  AUTO  AUTO	VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				
AD AE AF AF BO BO BO BO BO BO BO BO CO	VBCORELB  VBPRO.B  VBPRO.B  VBIO.B  VBIO.B  VLDO1.B  VLDO2.B  VLDO3.B  VLDO4.B  VLDO5.B  VLDO6.B  VLDO6.B  VLDO6.B  VLDO7.B  VLDO6.B  VLDO1.B  VLDO9.B  VLDO9.B  VLDO9.B  VLDO9.B  VLDO9.B  AUCOPULED  GPOW_LED  GPOW_LED  ADC_CONT  AUTO1.HIGH  AUTO1.LOW	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD09. SL. A LD011. SL. A BCOREZ. SL. B LD01. SL. B LD01. SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD06. SL. B LD07. SL. B LD09. SL.	Reserved	GP-AD	C Threshold Registers ADCIN3_CUR AUTC AUTC AUTC AUTC	VLDC  VLDC  VLDC  VLDC  VLDC  VLDC  VBCORE1,B  VBPRO_B  VBPRO_B  VBPRO_B  VBIO_B  VLDC  VL	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				
AD AE AF BO BO BE BF CO CC CS CS CS CS CC CC CC CC CC CC CC CC	VBCORELB  VBPRO_B  VBPRO_B  VBIO_B  VBIO_B  VLDO1_B  VLDO2_B  VLDO3_B  VLDO4_B  VLDO5_B  VLDO6_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO7_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  VLDO1_B  AUTO1_LED  GPO1_LED  GPO1_LED  GPO5_LED  ADC_CONT  AUTO1_LIGH  AUTO1_LOW  AUTO2_HIGH	LD04. SL. A LD05. SL. A LD05. SL. A LD05. SL. A LD07. SL. A LD08. SL. A LD09. SL. A LD09. SL. A LD09. SL. A LD011. SL. A BCOREZ. SL. B LD01. SL. B LD01. SL. B LD02. SL. B LD03. SL. B LD04. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD05. SL. B LD06. SL. B LD07. SL. B LD09. SL.	Reserved	GP-AD	C Threshold Registers  ADCIN3 CUR  AUTO  AUTO  AUTO  AUTO	VLDC VLDC VLDC VLDC VLDC VLDC VLDC VLDC	6_A 7. A 8. A 9. A 10. A 11. A 11. B 2_B 5_B 6_B 7_B 8_B 9_B 10. B 11. B  BCHG_VSET				



					PAGE 2				
100	PAGE_CON			Reserved		Reserved			
100	PAGE_CON			Reserved	Reserved OTP (OTP)	Reserved			
101	OTP_CONT	GP_WRITE_DIS	OTP_CONF_LOCK	OTP_APPS_LOCK	OTP_GP_LOCK	PC_DONE	OTP_APPS_RD	OTP_GP_RD	OTP_TIM
102	OTP_ADDR				OTP	_ADDR			
103	OTP_DATA					_DATA			
		•		Customer Trin	n and Configuration Re				
104 105	T_OFFSET INTERFACE		IF_BASE		T_0	FFSET	СРНА		
105	CONFIG A	IF TYPE	PM IF HSM	PM_IF_FMP	PM IF V	R/W_POL IRQ_TYPE	PM_O_TYPE	CPOL PM O V	nCS_POL PM IV
107	CONFIG_A	CHG_CLK_MODE	PM_IP_RSM	VDD_HYST_ADJ	PM_IP_V	IKQ_TTPE	VDD_FA		PM_L_V
108	CONFIG_C	BPERI_CLK_INV	BIO_CLK_INV	BMEM_CLK_INV	BPRO_CLK_INV	BCORE1_CLK_INV	BUCK_DISCHG	LDO1_	TRACK
109	CONFIG_D	GP_FB3_TYPE	GP_FB2_TYPE	FORCE_RESET	HS_IF_HSM	HS_IF_FMP	SYSTEM_EN_RD	nIRQ_M ODE	GPI_V
10A	CONFIG_E	PERI_SW_AUTO	CORE_SW_AUTO	BPERI_AUTO	BIO_AUTO	BMEM_AUTO	BPPRO_AUTO	BCORE2_AUTO	BCORE1_AUTO
10B	CONFIG_F	LDO11_BYP	LDO8_BYP	LDO7_BYP	LDO4_BYP	LDO3_BYP	LDO11_AUTO	LDO10_AUTO	LDO9_AUTO
10C	CONFIG_G	LDO8_AUTO	LDO7_AUTO	LDO6_AUTO	LDO5_AUTO	LDO4_AUTO	LDO3_AUTO	LDO2_AUTO	LDO1_AUTO
10D 10E	CONFIG_H CONFIG_I	BUCK_MERGE LDO_SD	BCORE1_OD INT_SD_MODE	BCORE2_OD HOST_SD_MODE	BPRO_OD KEY_SD_MODE	BCORE_MERGE GPI14_15_SD	MERGE_SENSE nonkey_sd	LDO8_MODE	PWM_CLK EY_PIN
10F	CONFIG_J	IF_RESET	IF_TO	RESET_D		SHUT_D			DELAY
110	CONFIG_K	GPI7_PUPD	GPI6_PUPD	GPI5_PUPD	GPI4_PUPD	GPI3_PUPD	GPIO2_PUPD	GPIO1_PUPD	GPIO0_PUPD
111	CONFIG_L	GPIO15_PUPD	GPIO14_PUPD	GPIO13_PUPD	GPIO12_PUPD	GPIO11_PUPD	GPIO10_PUPD	GPIO9_PUPD	GPIO8_PUPD
112	CONFIG_M	OSC_F	REQ	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
113	CONFIG_N	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
114	MON_REG_1	UVOV_D		M ON_		MON_DEB	MON_RES		THRES
115 116	MON_REG_2 MON_REG_3	LDO8_MON_EN Reserved	LDO7_MON_EN Reserved	LDO6_MON_EN Reserved	LDO5_MON_EN Reserved	LDO4_MON_EN Reserved	LDO3_MON_EN LDO11_MON_EN	LDO2_MON_EN LDO10_MON_EN	LDO1_MON_EN LDO9_MON_EN
117	MON_REG_4	Reserved	Reserved	BPERI_MON_EN	BMEM_MON_EN	BIO_MON_EN	BPRO_MON_EN	BCORE2_MON_EN	BCORE1_MON_EN
118	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
119	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
11A	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
11B	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
11C	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
11D 11E	Reserved MON_REG_5	Reserved	Reserved	Reserved MONA9_IDX	Reserved	Reserved	Reserved	Reserved MONA8_IDX	Reserved
11E	MON_REG_5 MON_REG_6	Reserved Reserved	Reserved	MONA9_IDX Reserved	Reserved	Reserved Reserved		M ONA 10_IDX	
11E	TRIM CLDR	Reserved	Reserved	Reserved		_CLDR			
				Gen	eral Purpose Registers	(GP)			
11F	GP_ID_0				G	P_0			
120	GP_ID_1					P_1			
121	GP_ID_2					P_2			
122 123	GP_ID_3 GP_ID_4					P_3 P_4			
124	GP_ID_5					P 5			
125	GP_ID_6				G	P_6			
126	GP_ID_7				G	P_7			
127	GP_ID_8					P_8			
128	GP_ID_9					P_9			
129 12A	GP_ID_10					P_10 P_11			
12B	GP_ID_11					P 12			
12C	GP_ID_13					P_13			
12D	GP_ID_14					P_14			
12E	GP_ID_15					P_15			
12F	GP_ID_16					P_16			
130	GP_ID_17					P_17 P_18			
131 132	GP_ID_18 GP_ID_19					P_18 P_19			
132	GP_ID_I9				Debug Registers (DEB				
102		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
133	Reserved			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
133 134	Reserved Reserved	Reserved	Reserved	110001100			Reserved	Reserved	Reserved
		Reserved Reserved	Reserved Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
134 135 136	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
134 135 136 137	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved
134 135 136 137 138	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved
134 135 136 137 138 139	Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved
134 135 136 137 138 139 13A	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved Reserved	Reserved Reserved
134 135 136 137 138 139	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved				
134 135 136 137 138 139 13A 13B	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved Reserved	Reserved Reserved Reserved Reserved

Most register bits are reset to defaults (zero in most cases) when powering up from RESET mode. An exceptions is for example FAULT\_LOG that is not loaded from OTP. Register fields shown in BOLD are loaded from OTP.

	PAGE 3												
180	PAGE_CON	Revert WRITE_MODE Reserved Reserved Reserved REG_PAGE											
	Chip ID, Trim and Production Test (PROD)												
181	DEVICE_ID	DEV/CE_D DEV_D											
182	VARIANT_ID		M F	RC			VRC						
183	CUSTOMER_ID	CUST_ID											
184	CONFIG_ID				CONF	IG_REV							



## **8** Application Information

The following recommended components are examples selected from requirements of a typical application. The electrical characteristics (for example, supported voltage/current range) have to be cross-checked and component types may need to be adapted from the individual needs of the target circuitry.

## 8.1 Capacitor Selection

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the DC bias characteristic has to be taken into account. On the  $V_{\text{SYS}}$  main supply rail a minimum distributed capacitance of 40  $\mu\text{F}$  (actual capacitance after voltage and temperature derating) is required. For example, a typical design might use:

- 22 µF within 1.5 mm of each BUCKCORE1, BUCKCORE2 and BUCKPRO supply pin.
- 10  $\mu$ F within 1.5 mm of each BUCKPERI, BUCKIO and BUCKMEM supply pin or 1  $\mu$ F x 22  $\mu$ F if all are attached to a PCB power/split plane.
- 2 μF x 1 μF shared by all VDD\_LDOx pins if they are all close together, for example, all attached to a power/split plane.
- 1 µF close to the VSYS pin.
- Buck output capacitors should be close to the buck inductors.

The amount of decoupling required will be dependent on the specific application.

**Table 37: Recommended Capacitor Types** 

Application	Value	Tol. (%)	Size	Height (mm)	Temp. Char.	Rated Voltage (V)	Type (Murata/Samsung)
VDDCORE, VLDO3, VLDO7, VLDO8, VLDO9, VLDO11, VREF, VLNREF, VSYS	2.2 µF	± 20	0402	0.55	X5R ±15 %	6.3	GRM155R60J225ME95
VELIONEE	22 µF	± 20	0805	0.95	X5R ±15 %	6.3	GRM219R60J226M***
VBUCKPER, VBUCKIO,		± 20	0402	0.5	X5R ±15 %	4.0	CL05A226MR5NZNC
VBUCKMEM, VSYS	47 μF	± 20	0805	0.95	X5R ±15 %	4.0	GRM219R60G476M***
V313		± 20	0603	0.8	X5R ±15 %	4.0	CL10A476MR8NZN
VBUCKCORE1	22 µF	± 20	0603	1.0	X5R ±15 %	6.3	GRM188R60J226MEA0 Note 1
and 2,		± 20	0402	0.5	X5R ±15 %	4.0	CL05A226MR5NZNC
VBUCKPRO (using full-		± 20	0805	0.95	X5R ±15 %	4.0	GRM219R60G476M***
current mode)	47 µF	± 20	0805	1.45	X5R ±15 %	4.0	GRM21BR60G476ME15
		± 20	0603	0.8	X5R ±15 %	4.0	CL10A476MR8NZN
VSYS	10 μF	± 20	0603	0.95	X5R ±15 %	6.3	GRM188R60J106ME84
VOIO	1.0 µF	± 10	0402	0.55	X5R ±15 %	10	GRM155R61A105KE15
VDDCORE, VREF, VLNREF	2.2 µF	± 20	0402	0.55	X5R ±15 %	6.3	GRM155R60J225ME95



Application	Value	Tol. (%)	Size	Height (mm)	Temp. Char.	Rated Voltage (V)	Type (Murata/Samsung)
XIN, XOUT	12 pF	± 5	0402	0.55	U2J	50	GRM1557U1H120JZ01
V_CP	47 nF	± 10	0402	0.55	X7R ±15 %	10	GRM155R71A473KA01

**Note 1** For output voltages > 1.4 V Murata GRM219R60J226M\*\*\* is recommended.

#### 8.2 Inductor Selection

Inductors should be selected based upon the following parameters:

- Rated maximum current: Usually a coil provides two current limits: ISAT of an Inductor specifies
  the current required to cause a reduction in the Inductance by a specified amount, typically 30 %,
  IRMS of an Inductor specifies the current required to affect a temperature rise of a maximum
  specified amount.
- DC resistance: Critical to converter efficiency at high current and should therefore be minimized.
- ESR at the buck switching frequency: Critical to converter efficiency in PFM mode and should therefore be minimized.
- Inductance: Given by converter electrical characteristics; 1.0 μH for all DA9063L switched-mode step-down converters.

**Table 38: Recommended Inductor Types** 

Application	Value (µH)	Tol. (%)	ISAT (A)	IRMS (A)	DCR (Typ.) (mΩ)	Size (mm)	Туре	
BUCKPERI,		±30	2.7	2.3	55	2.0x1.6x1.0	Toko 1285AS-H-1R0N	
BUCKMEM, BUCKIO, BUCKCORE1, BUCKCORE2	1.0	±20	2.65	2.45	60	2.0x1.6x1.0	Tayo Yuden MAKK2016T1R0M (Reference)	
		±20	2.9	2.2	60	2.0x1.6x1.0	TDK TFM201610ALM-1R0M	
			±30	3.4	3.0	60	2.5x2.0x1.0	Toko 1269AS-H-1R0N
		±20	3.6	3.1	45	2.5x2.0x1.2	Tayo Yuden MAMK2520T1R0M	
BUCKPRO, BUCKCORE1		±20	3.8	3.5	45	2.5x2.0x1.2	Toko 1239AS-H-1R0N (Reference)	
and 2 using full- current mode or merged	1.0	±30	3.9	3.1	48	3.2x2.5x1.0	Toko 1276AS-H-1R0N	
BUCKMEM/ BUCKIO		±20	3.5	2.5	54	2.5x2.0x1.0	TDK TFM252010ALM-1R0M	
		±20	3.35	2.5	52	3.0x3.0x1.2	Cyntec PST031B-1R0MS	
		±20	5.4	11.0	11	4.0x4.0x2.1	Coilcraft XFL4020-102ME (Ref.high current)	



### 8.3 Resistors

**Table 39: Recommended Resistor Types** 

Application	Value	Size	Tolerance	P <sub>MAX</sub>	Туре
IREF bias current reference	200 kΩ	0402	±1%	100 mW	Panasonic ERJ2RKF2003x

### 8.4 Layout Guidelines

#### 8.4.1 General Recommendations

- Appropriate trace width and quantity of vias should be used for all power supply paths.
  - Too high trace resistances can prevent the system from achieving the best performance, for example, the efficiency and the current ratings of switch-mode converters and charger might be degraded. Furthermore, the PCB may be exposed to thermal hot spots, which can lead to critical overheating due to the positive temperature coefficient of copper.
  - Special care must be taken with the DA9063L pad connections. The traces of the outer row should be connected with the same width as the pads and should become wider as soon as possible. For supply pins in the second row, connection to an inner board layer is recommended (depending on the maximum current two or more vias might be required).
- A common ground plane should be used, which allows proper electrical and thermal
  performance. Noise sensitive references such as the VREF/VLNREF capacitors and IREF
  resistor should be referred to a silent ground which is connected at a star point underneath or
  close to the DA9063L main ground connection.
- Generally, all power tracks with discontinuous/high currents should be kept as short as possible.
- Noise sensitive analog signals such as feedback lines or crystal connections should be kept away from traces carrying pulsed analog or digital signals. This can be achieved by separation (distance) or shielding with quiet signals or ground traces.

### 8.4.2 LDOs and Switched Mode Supplies

- The placement of the distributed capacitors on the V<sub>SYS</sub> rail must ensure that all VDD inputs –
  and especially to the V<sub>SYS</sub> pin, the buck converters and LDOs are connected to a bypass
  capacitor close to the pads. It is recommended placing at least two 1 μF capacitors close to the
  LDO supply pads and at least one 10 μF close to the buck VDD rail.
  - Using a local power plane underneath the chip for V<sub>SYS</sub> might be considered.
- Transient current loops in the area of the switched mode converters should be minimised.
- The common references (IREF resistor, VREF/VLNREF capacitors) should be placed close to the DA9063L and cross coupling to any noisy digital or analog trace must be avoided.
- Output capacitors of the LDOs can be placed close to the input pins of the supplied devices (remote from the DA9063L).
- Care must be taken with trace routing to ensure that no current is carried on feedback lines of the buck output voltages V<sub>BUCK</sub>.
- The inductor placement is less critical since parasitic inductances have negligible effect.

### 8.4.3 Thermal Connection, Land Pad, and Stencil Design

- The DA9063L provides a central ground area of balls, which are soldered to the PCB's central
  ground pad. This PCB ground pad must be connected with as many vias and as direct as
  possible to the PCB's main ground plane in order to achieve good thermal performance.
- Solder mask openings for the ball landing pads must be arranged to prohibit solder balls flowing into vias.

For further PCB layout guidance, see PCB Layout Guidelines [3].



### 9 Definitions

### 9.1 Power Dissipation and Thermal Design

When designing with the DA9063L, consideration must be given to power dissipation as the level of integration of the device can result in high power when all functions are operating with high battery voltages. Exceeding the package power dissipation capabilities results in the internal thermal sensor shutting down the device until it has sufficiently cooled.

The package includes a thermal management paddle to improve heat spreading into the PCB.

### For Linear Regulators:

Linear regulators operating with a high current and high differential voltage between input and output dissipate the following power:

$$P_{diss} = (V_{in} - V_{out}) \times I_{out}$$

Example: a regulator supplying 150 mA at 2.8 V from a fully-charged lithium battery (VDD=4.1 V):

$$P_{diss} = (4.1V - 2.8V) \times 0.15A = 195mW$$

### For Switching Regulators:

$$P_{out} = P_{in} \times Efficiency$$

Therefore,

$$\begin{split} P_{diss} &= P_{in} - P_{out} \\ P_{diss} &= \frac{P_{out}}{Efficiency} - P_{out} \\ P_{diss} &= P_{out} \times \left(\frac{1}{Efficiency} - 1\right) \\ P_{diss} &= I_{out} \times V_{out} \times \left(\frac{1}{Efficiency} - 1\right) \end{split}$$

Example: an 85 % efficient buck converter supplying 1.2 V at 400 mA:

$$P_{diss} = 1.2V \times 0.4A \times \left(\frac{1}{0.85} - 1\right) = 85mW$$

As the DA9063L has multiple regulators, each supply must be separately considered and their powers summed to give the total device dissipation (current drawn from the reference and control circuitry can be considered negligible in these calculations).



### 9.2 Regulator Parameter - Dropout Voltage

In the DA9063L, a regulator's dropout voltage is defined as the minimum voltage differential between the input and output voltages whilst regulation still takes place. Within the regulator, voltage control takes place across a PMOS pass transistor and, when entering the dropout condition, the transistor is fully turned on and therefore cannot provide any further voltage control. When the transistor is fully turned on, the output voltage tracks the input voltage and regulation ceases. As the DA9063L is a CMOS device and uses a PMOS pass transistor, the dropout voltage is directly related to the onresistance of the device. In the device, the pass transistors are sized to provide the optimum balance between required performance and silicon area. By employing a 0.25 µm process, Dialog Semiconductor is able to achieve very small pass transistor sizes for superior performance.

$$V_{dropout} = V_{in} - V_{out} = R_{dson} \times I_{out}$$

When defining dropout voltage, it is specified in relation to a minimum acceptable change in output voltage. For example, all Dialog Semiconductor regulators have dropout voltage defined as the point at which the output voltage drops 10 mV below the output voltage at the minimum guaranteed operating voltage. The worst case conditions for dropout are high temperature (highest on-resistance for the internal pass device) and maximum current load.

## 9.3 Regulator Parameter - Power Supply Rejection

Power supply rejection (PSRR) is especially important in the supplies to the RF and audio parts of the telephone. In a TDMA system such as GSM, the 217 Hz transmit burst from the power amplifier results in significant current pulses being drawn from the battery. These can peak at up to 2 A before reaching a steady state of 1.4 A (see below). Due to the battery having a finite internal resistance (typically  $0.5~\Omega$ ), these current peaks induce ripple on the battery voltage of up to 500 mV. Since the supplies to the audio and RF are derived from this supply, it is essential that this ripple is removed otherwise it would show as a 217 Hz tone in the audio and could also affect the transmit signal. Power supply rejection should always be specified under worst case conditions – when the battery is at its minimum operating voltage and when there is minimum headroom available due to dropout.

### 9.4 Regulator Parameter - Line Regulation

Static line regulation is a measurement that indicates a change in the regulator output voltage,  $\Delta V$ reg (regulator operating with a constant load current), in response to a change in the input voltage,  $\Delta V$ in. Transient line regulation is a measurement of the peak change,  $\Delta V$ reg, in regulated voltage seen when the line input voltage changes.




Figure 34: Line Regulation



## 9.5 Regulator Parameter - Load Regulation

Static load regulation is a measurement that indicates a change in the regulator output voltage,  $\Delta$ Vreg, in response to a change in the regulator loading,  $\Delta$ load, whilst the regulator input voltage remains constant. Transient load regulation is a measurement of the peak change in regulated voltage,  $\Delta$ Vreg, seen when the regulator load changes.




Figure 35: Load Regulation

Please contact Dialog Semiconductor for latest application information on the DA9063L and other power management devices.



## 10 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult Dialog Semiconductor's customer portal or your local sales representative.

**Table 40: Ordering Information** 

Part Number	Package	Shipment Form	Pack Quantity						
Consumer: 0.30 mm ball diameter, RT production testing									
DA9063L-xxHK1	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063L-xxHK2	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	T&R	3000						
Automotive AEC-Q100 Grade 3: 0.45 mm ball diameter, RT production testing									
DA9063L-xxHO1-A	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063L-xxHO2-A	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	T&R	3000						
Automotive AEC-Q100 Grade 3: 0.45 mm ball diameter, HT production testing									
DA9063L-xxHO1-AT	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063L-xxHO2-AT	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	T&R	3000						

### **Variants Ordering Information**

DA9063L supports delivery of variants indicated by xx in the Part number above, please contact your local Dialog Semiconductor office or representative to discuss requirements.

All Dialog automotive power management products that are AEC-Q100 qualified have an -A or -AT suffix for dual temperature production test.



## **Appendix A Register Descriptions**

This appendix describes the registers summarized in Section 7.

### A.1 Register Page Control

Table 41: PAGE\_CON

Register Address	Bit	Туре	Label	Description
0x00 PAGE_CON	7	R/W	REVERT	Resets REG_PAGE to 00 after read/write access has finished
	6	R/W	WRITE_MODE	2-WIRE multiple write mode 0: Page Write Mode 1: Repeated Write Mode
	5:3	R/W	Reserved	
	2:0	R/W	REG_PAGE	000: Selects Register 0x01 to 0x3F 001: Selects Register 0x81 to 0xCF 010: Selects Register 0x101 to 0x13F 011: Reserved for production and test

The PAGE\_CON register is located at address 0x00 of each register page (0x00 and 0x80). The control interface provides an individual instance of the PAGE\_CON register.

## A.2 Register Page 0

## A.2.1 Power Manager Control and Monitoring

The STATUS register reports the current value of the various signals at the time that it is read out. All the status bits have the same polarity as their corresponding signals.

Table 42: STATUS\_A

Register Address	Bit	Туре	Label	Description
0x01	7:4	R	Reserved	
STATUS_A	3	R	COMP1V2	Output state of 1.2 V comparator
	2	R	DVC	Asserted as long as at least one DVC supply performs voltage ramping
	1	R	WAKE	CHG_WAKE level
	0	R	nONKEY	Asserted as long nONKEY is pressed (low level)

Table 43: STATUS\_B

Register Address	Bit	Туре	Label	Description
0x02	7	R	GPI7	GPI7 level
STATUS_B	6	R	GPI6	GPI6 level
	5	R	GPI5	GPI5 level
	4	R	GPI4	GPI4 level
	3	R	GPI3	GPI3 level
	2	R	GPI2	GPI2 level or ADCIN3 threshold indicator (1 when overriding high limit)



Register Address	Bit	Туре	Label	Description
	1	R	GPI1	GPI1 level or ADCIN2 threshold indicator (1 when overriding high limit)
	0	R	GPI0	GPI0 level or ADCIN1 threshold indicator (1 when overriding high limit)

## Table 44: STATUS\_C

Register Address	Bit	Туре	Label	Description
0x03	7	R	GPI15	GPI15 level
STATUS_C	6	R	GPI14	GPI14 level
	5	R	GPI13	GPI13/ EXT_WAKEUP/READY level
	4	R	GPI12	GPI12/nVDD_FAULT/VDD_MON level
	3	R	GPI11	GPI11 level
	2	R	GPI10	GPI10/PWR1_EN level
	1	R	GPI9	GPI9/PWR_EN level
	0	R	GPI8	GPI8/SYS_EN level

## Table 45: STATUS\_D

Register Address	Bit	Туре	Label	Description
0x04 STATUS_D	7	R/W	LDO11_LIM	Asserted as long LDO11 hits its over-current limit
	6	R/W	LDO8_LIM	Asserted as long LDO8 hits its over-current limit
	5	R/W	LDO7_LIM	Asserted as long LDO7 hits its over-current limit
	4	R/W	Reserved	
	3	R/W	LDO3_LIM	Asserted as long LDO3 hits its over-current limit
	2:0	R/W	Reserved	

## Table 46: FAULT\_LOG

Register Address	Bit	Type Note 1	Label	Description
0x05	7	R	WAIT_SHUT	Power down by time out of ID WAIT
FAULT_LOG	6	R	nSHUT_DOWN	Power down by assertion of port nOFF, nSHUTDOWN
	5	R	KEY_RESET	Power down from a long press of nONKEY or GPIO14/15
	4	R	TEMP_CRIT	Junction over-temperature detected
	3	R	VDD_START	Power down by V <sub>SYS</sub> under-voltage detect before or within 16 seconds after entering ACTIVE mode
	2	R	VDD_FAULT	Power down by V <sub>SYS</sub> under-voltage detect
	1	R	POR	DA9063L starts up from NO-POWER or DELIVERY mode
	0	R	TWD_ERROR	Watchdog time violated



Note 1 Cleared from the host by writing back the read value.

The EVENT registers hold information about events that have occurred in the DA9063L. Events are triggered by a change in the status registers that contains the status of monitored signals. When an EVENT bit is set in the event register the nIRQ signal is asserted (unless the nIRQ is to be masked by a bit in the IRQ mask register). The nIRQ is also masked during the power-up sequence and is not released until the event registers have been cleared. The IRQ triggering event register is cleared from the host by writing back its read value. The event registers may be read in page/repeated mode. New events that occur during clearing are delayed before they are passed to the event register, ensuring that the host controller does not miss them.

Table 47: EVENT\_A

Register Address	Bit	Туре	Label	Description
0x06 EVENT_A	7	R	EVENTS_D	Asserted when register EVENT_B to EVENT_D have at least one event bit asserted
	6	R	EVENTS_C	Asserted when register EVENT_B to EVENT_C have at least one event bit asserted
	5	R	EVENTS_B	Asserted when register EVENT_B has at least one event bit asserted
	4	R Note 1	E_SEQ_RDY	Sequencer reached final position caused event
	3	R Note 1	E_ADC_RDY	ADC manual conversion result ready caused event
	2:1	R Note 1	Reserved	
	0	R Note 1	E_nONKEY	nONKEY caused event

Note 1 Cleared from the host by writing back the read value.

Table 48: EVENT\_B

Register Address	Bit	Type Note 1	Label	Description
0x07 EVENT_B	7	R	E_VDD_WARN	V <sub>SYS</sub> dropped below VDD_FAULT_UPPER threshold
	6	R	E_VDD_MON	V <sub>SYS</sub> less or higher than VSYS_MON threshold caused event
	5	R	E_DVC_RDY	Finish of all DVC voltage ramping event
	4	R	E_REG_UVOV	Event triggered from a monitored regulator voltage being out of selected range or from new regulator voltage measurement being available (depends on settings of MON_MODE)
	3	R	E_LDO_LIM	LDO3, 7, 8 or 11 current limit exceeded for more than 10 ms
	2	R	E_COMP1V2	1.2 V comparator caused event
	1	R	E_TEMP	Junction high temp caused event
	0	R	E_WAKE	Detected rising edge on CHG_WAKE

Note 1 Cleared from the host by writing back the read value.



Table 49: EVENT\_C

Register Address	Bit	Type Note 1	Label	Description
0x08	7	R	E_GPI7	GPI event according to active state setting
EVENT_C	6	R	E_GPI6	GPI event according to active state setting
	5	R	E_GPI5	GPI event according to active state setting
	4	R	E_GPI4	GPI event according to active state setting
	3	R	E_GPI3	GPI event according to active state setting
	2	R	E_GPI2	GPI event according to active state setting / ADCIN3 high / low threshold exceeded caused event
	1	R	E_GPI1	GPI event according to active state setting / ADCIN2 high / low threshold exceeded caused event
	0	R	E_GPI0	GPI event according to active state setting / ADCIN1 high / low threshold exceeded caused event

**Note 1** Cleared from the host by writing back the read value.

Table 50: EVENT\_D

Register Address	Bit	Type Note 1	Label	Description
0x09	7	R	E_GPI15	GPI event according to active state setting
EVENT_D	6	R	E_GPI14	GPI event according to active state setting/Event caused from host addressing HS 2-WIRE interface
	5	R	E_GPI13	GPI event according to active state setting
	4	R	E_GPI12	GPI event according to active state setting
	3	R	E_GPI11	GPI event according to active state setting
	2	R	E_GPI10	GPI/PWR1_EN event according to active state setting
	1	R	E_GPI9	GPI/PWR_EN event according to active state setting
	0	R	E_GPI8	GPI/SYS_EN event according to active state setting

**Note 1** Cleared from the host by writing back the read value.

The nIRQ line is released only when all events have been cleared from the host processor by writing the read value into all registers with an asserted event bit.

Table 51: IRQ\_MASK\_A

Register Address	Bit	Type	Label	Description
0x0A	7:5	R/W	Reserved	
IRQ_MASK_A	4	R/W	M_SEQ_RDY	Mask nIRQ from finishing power sequencing
	3	R/W	M_ADC_RDY	Mask ADC manual conversion result ready caused nIRQ
	2:1	R/W	Reserved	



Register Address	Bit	Туре	Label	Description
	0	R/W	M_nONKEY	Mask nONKEY caused nIRQ

### Table 52: IRQ\_MASK\_B

Register Address	Bit	Туре	Label	Description
0x0B IRQ_MASK_B	7	R/W	M_VDD_WARN	Mask VDDFAULT _UPPER comparator triggered event
	6	R/W	M_VDD_MON	Mask V <sub>SYS</sub> caused nIRQ
	5	R/W	M_DVC_RDY	Mask DVC voltage ramping triggered event
	4	R/W	M_REG_UVOV	Mask events generated from regulator output voltage monitoring
	3	R/W	M_LDO_LIM	Mask LDO current limit exceeded caused nIRQ
	2	R/W	M_COMP1V2	Mask 1.2 V comparator caused nIRQ
	1	R/W	M_TEMP	Mask junction over temp caused nIRQ
	0	R/W	M_WAKE	Mask companion charger caused event

## Table 53: IRQ\_MASK\_E

Register Address	Bit	Туре	Label	Description
0x0C	7	R/W	M_GPI7	Mask GPI caused nIRQ
IRQ_MASK_E	6	R/W	M_GPI6	Mask GPI caused nIRQ
	5	R/W	M_GPI5	Mask GPI caused nIRQ
	4	R/W	M_GPI4	Mask GPI caused nIRQ
	3	R/W	M_GPI3	Mask GPI caused nIRQ
	2	R/W	M_GPI2	Mask GPI caused / ADCIN3 high / low threshold exceeded caused nIRQ
	1	R/W	M_GPI1	Mask GPI caused / ADCIN2 high / low threshold exceeded caused nIRQ
	0	R/W	M_GPI0	Mask GPI caused / ADCIN1 high / low threshold exceeded caused nIRQ

### Table 54: IRQ\_MASK\_F

Register Address	Bit	Туре	Label	Description
0x0D	7	R/W	M_GPI15	Mask GPI caused nIRQ
IRQ_MASK_F	6	R/W	M_GPI14	Mask GPI/HS 2-WIRE caused nIRQ
	5	R/W	M_GPI13	Mask GPI caused nIRQ
	4	R/W	M_GPI12	Mask GPI caused nIRQ
	3	R/W	M_GPI11	Mask GPI caused nIRQ
	2	R/W	M_GPI10	Mask GPI/PWR1_EN caused nIRQ
	1	R/W	M_GPI9	Mask GPI/PWR_EN caused nIRQ
	0	R/W	M_GPI8	Mask GPI/SYS_EN caused nIRQ



Table 55: CONTROL\_A

Register Address	Bit	Туре	Label	Description
0xE	7	R/W	Reserved	
CONTROL_A	6	R/W	M_POWER1_EN	Mask the update of POWER1_EN when writing to CONTROL_A
	5	R/W	M_POWER_EN	Mask the update of POWER_EN when writing to CONTROL_A
	4	R/W	M_SYSTEM_EN	Mask the update of SYSTEM_EN when writing to CONTROL_A
	3	R/W	STANDBY	Clearing SYSTEM_EN/releasing port SYS_EN press will
				0: completely power down to Slot 0     (Hibernate)     1: stop powering down at pointer     PART_DOWN (Standby)
	2	R/W	POWER1_EN	Target status of power domain POWER1: controlled from OTP/PM interface and port PWR1_EN
	1	R/W	POWER_EN	Target status of power domain POWER: controlled from OTP/PM interface and port PWR_EN
	0	R/W	SYSTEM_EN	Target status of power domain SYSTEM: controlled from OTP/PM interface and port SYS_EN

### Table 56: CONTROL\_B

Register Address	Bit	Туре	Label	Description
0xF CONTROL_B	7	R/W	BUCK_SLOWSTART	Enables soft-start for buck converters (recommended for application instant-on with discharged battery and weak external supply)
				Note 1
	6:5	R/W	Reserved	
	4	R/W	nONKEY_LOCK	0: Half-current POWERDOWN mode 1: Wakeup from POWERDOWN mode requires the nONKEY signal being low for longer than selected in KEY_DELAY (automatically cleared during power-up sequence)
	3	R/W	nRES_MODE	0: No assertion of nRESET for power down sequence 1: Assert nRESET before starting power down sequence (release after leaving POWERDOWN mode in case RESET_EVENT < '11')
	2	R/W	RES_BLINKING	Enables (time limited) VDD_START triggered GPO11/4/15 flashing in case of no connected external supply
	1	R/W	WATCHDOG_PD	0: Discontinue Watchdog timer during POWERDOWN mode 1: Watchdog timer continues during POWERDOWN mode



Register Address	Bit	Туре	Label	Description
	0	R/W	CHG_SEL	Port CHG_WAKE is connected to
				0: Dialog charger WAKE port  1: Charger SAFE_OUT

Note 1 Increases buck start-up time up to 3 ms.

## Table 57: CONTROL\_C

Register Address	Bit	Туре	Label	Description
0x10 CONTROL_C	7	R/W	DEF_SUPPLY	When asserted all supplies (except LDOCORE) are enabled/disabled from OTP default mode when entering sequencer Slot 0.
	6:5	R/W	SLEW_RATE	DVC slewing (bucks and LDOs) is executed at 00: 10 mV every 4.0 µs 01: 10 mV every 2.0 µs 10: 10 mV every 1.0 µs 11: 10 mV every 0.5 µs
	4	R/W	OTPREAD_EN	O: OTP read after POWERDOWN mode disabled     Power supplies are configured with OTP values when leaving POWERDOWN mode
	3	R/W	AUTO_BOOT	O: Start-up of power sequencer after progressing from RESET mode requires a valid wakeup event  1: PMIC automatically starts power sequencer after progressing from RESET mode
	2:0	R/W	DEBOUNCING	GPI, nONKEY and nSHUTDOWN debounce time  000: no debounce time  001: 0.1 ms  010: 1.0 ms  011: 10.2 ms  100: 51.2 ms  101: 256 ms  110: 512 ms  111: 1024 ms



Table 58: CONTROL\_D

Register Address	Bit	Туре	Label	Description
0x11 CONTROL_D	7:6	R/W	BLINK_DUR	GPO10/GPO11 flashing on-time 00: 10 ms 01: 20 ms 10: 40 ms 11: 20 ms double stroke (180 ms period)
	5:3	R/W	BLINK_FRQ	GPO11/4/15 flashing frequency 000: no blinking (GPO11/14/15 state selected via GPIOxx_MODE) 001: every second 010: every two seconds 011: every four seconds 100: every 180 ms (flicker mode) 101: every two seconds enabled by VDD_START 110: every four seconds enabled by VDD_START 111: every 180 ms enabled by VDD_START Note 1
	2:0	R/W	TWDSCALE	000: Watchdog disabled 001: 1x scaling applied to TWDMAX period 010: 2x 011: 4x 100: 8x 101: 16x 110: 32x 111: 64x

Note 1 Blinking from OTP settings 001 to 100 continues as long as an active charger is connected to port CHG\_WAKE. In the absence of a battery charger a time limited blinking can be enabled via RES\_BLINKING.

Table 59: CONTROL\_E

Register Address	Bit	Туре	Label	Description
0x12 CONTROL_E	7	R/W	V_LOCK	0: Allows host writes into registers 0x81 to 0x120 1: Disables register 0x81 to 0x120 reprogramming from host interfaces
	6	R/W	PM_FB3_PIN	0: nVIB_BRAKE disabled 1: nVIB_BRAKE enabled. Feedback pin is used as an input signal to stop and start the vibration motor (active low nVIB_BRAKE)
	5	R/W	PM_FB2_PIN	0: Feedback pin indicates the status of regulators being selected for voltage supervision (PWR_OK) 1: Feedback pin is used as KEEP_ACT signal for the Watchdog unit
	4	R/W	PM_FB1_PIN	0: Feedback pin indicates the detection of a wakeup event (EXT_WAKEUP) 1: Feedback pin is used as an indicator, signaling via low level ongoing power mode transitions (power sequencer and DVC) (READY)
	3	R/W	ECO_MODE	When asserted DA9063L is armed for the pulsed mode when entering RESET



Register Address	Bit	Туре	Label	Description
	2:0	R/W	Reserved	

### Table 60: CONTROL\_F

Register Address	Bit	Type	Label	Description
0x13	7:3	R/W	Reserved	
CONTROL_F	2	R/W	WAKE_UP	If set to 1 PMU wakes up from POWERDOWN mode. The bit is cleared back to 0 automatically 16 sec after entering ACTIVE mode
	1	R/W	SHUTDOWN	If set to 1 the sequencer powers down to RESET mode. The bit is cleared back to 0 automatically when entering the RESET mode
	0	R/W	WATCHDOG	If set to 1 watchdog timer is reset. The bit is cleared back to 0 automatically.

### Table 61: PD\_DIS

Register Address	Bit	Туре	Label	Description
0x14 PD_DIS	7	R/W	PMCONT_DIS	0: SYS_EN, PWR_EN, PWR1_EN enabled during power down 1: Auto-Disable of SYS_EN, PWR_EN and PWR1_EN during POWERDOWN mode and force the detection hidden transition when reenabling the control from ports
	6:4		Reserved	
	3	R/W	HS2WIRE_DIS	0: HS 2-WIRE not disabled during power down 1: Auto-disable of HS 2-WIRE interface during POWERDOWN mode
	2	R/W	Reserved	
	1	R/W	GPADC_PAUSE	0: ADC measurements continue during power down as configured 1: Auto-PAUSE auto measurements on A0, A1, A2 and A3 and manual measurement during POWERDOWN mode; if no autonomous auto-measurements are required (V <sub>SYS</sub> from vibration motor driver) switch off the ADC completely
	0	R/W	GPI_DIS	O: GPIO extender enabled during power down     1: Auto-disable of features configured as GPI pins during POWERDOWN mode and force the detection hidden transition when reenabling the pin

Note 1 When the related ID is configured to be 1 < PD\_DIS\_STEP ≤ MAX\_COUNT the value of the above controls define whether functions are switched on when entering POWERDOWN mode from POR or wait until ID PD\_DIS\_STEP is processed.



## A.2.2 **GPIO Control**

Table 62: GPIO0-1

Register Address	Bit	Туре	Label	Description
0x15 GPIO0-1	7	R/W	GPIO1_WEN	0: Passive to active transition triggers a wakeup 1: Wakeup suppressed
	6	R/W	GPIO1_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high
	5:4	R/W	GPIO1_PIN	GPO: supplied from VDD_IO2  PIN assigned to  00: ADCIN2/1.2 V comparator  01: GPI (optional regulator HW control)  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)
	3	R/W	GPIO0_WEN	O: Passive to active transition triggers a wakeup     1: Wakeup suppressed
	2	R/W	GPIO0_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO0_PIN	PIN assigned to  00: ADCIN1 01: GPI 10: GPO mode controlled (Open drain) 11: GPO mode controlled (Push-pull)

#### Table 63: GPIO2-3

Register Address	Bit	Туре	Label	Description
0x16 GPIO2-3	7	R/W	GPIO3_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	6	R/W	GPIO3_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO3_PIN	PIN assigned to  00: Reserved 01: GPI 10: GPO mode controlled (Open drain) 11: GPO mode controlled (Push-pull)
	3	R/W	GPIO2_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	2	R/W	GPIO2_TYPE	0: GPI: active low GPO: supplied from VDD_IO1  1: GPI: active high GPO: supplied from VDD_IO2



Register Address	Bit	Туре	Label	Description
	1:0	R/W	GPIO2_PIN	PIN assigned to 00: ADCIN3 01: GPI (optional regulator HW control) 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)

### Table 64: GPIO4-5

Register Address	Bit	Туре	Label	Description
0x17 GPIO4-5	7	R/W	GPIO5_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	6	R/W	GPIO5_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO5_PIN	PIN assigned to  00: Reserved  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)
	3	R/W	GPIO4_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	2	R/W	GPIO4_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO4_PIN	PIN assigned to  00: CORE_SWS  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)

#### **Table 65: GPIO6-7**

Register Address	Bit	Туре	Label	Description
0x18 GPIO6-7	7	R/W	GPIO7_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	6	R/W	GPIO7_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO7_PIN	PIN assigned to 00: Reserved 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)
	3	R/W	GPIO6_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed



Register Address	Bit	Туре	Label	Description
	2	R/W	GPIO6_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO6_PIN	PIN assigned to  00: PERI_SWS  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)

#### Table 66: GPIO8-9

Register Address	Bit	Туре	Label	Description
0x19 GPIO8-9	7	R/W	GPIO9_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	6	R/W	GPIO9_TYPE	0: GPI/PWR_EN: active low GPO: supplied from VDD_IO1 1: GPI/PWR_EN: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO9_PIN	PIN and status register bit assigned to 00: GPI with PWR_EN 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)
	3	R/W	GPIO8_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	2	R/W	GPIO8_TYPE	0: GPI/SYS_EN: active low GPO: supplied from external/VDD_IO1 1: GPI/SYS_EN: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO8_PIN	PIN and status register bit assigned to 00: GPI with SYS_EN 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)

### Table 67: GPIO10-11

Register Address	Bit	Туре	Label	Description
0x1A GPIO10-11	7	R/W	GPIO11_WEN	O: Passive to active transition triggers a wakeup     1: Wakeup suppressed
	6	R/W	GPIO11_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO11_PIN	PIN assigned to 00: GPO (Open drain, with optional blinking) 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)



Register Address	Bit	Туре	Label	Description
	3	R/W	GPIO10_WEN	0: Passive to active transition triggers a wakeup 1: Wakeup suppressed
	2	R/W	GPIO10_TYPE	0: GPI/PWR1_EN: active low GPO: supplied from external/VDD_IO1 1: GPI/PWR1_EN: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO10_PIN	PIN and status register bit assigned to 00: GPI with PWR1_EN 01: GPI 10: GPO (Open drain) 11: GPO mode controlled (Push-pull)

### Table 68: GPIO12-13

Register Address	Bit	Туре	Label	Description
0x1B GPIO12-13	7	R/W	GPIO13_WEN	O: Passive to active transition triggers a wakeup     1: Wakeup suppressed
	6	R/W	GPIO13_TYPE	0: GPI: active low GPO/GP_FB1: supplied from external/VDD_IO1 1: GPI: active high GPO/GP_FB1: supplied from VDD_IO2
	5:4	R/W	GPIO13_PIN	PIN and status register bit assigned to 00: GPO controlled by state of GP_FB1 (EXT_WAKEUP/READY) (Push-pull) 01: GPI (optional regulator HW control) 10: GPO controlled by state of GP_FB1 (EXT_WAKEUP/READY) (Open drain) 11: GPO mode controlled (Push-pull)
	3	R/W	GPIO12_WEN	O: Passive to active transition triggers a wakeup     1: Wakeup suppressed
	2	R/W	GPIO12_TYPE	0: GPI: active low GPO/ nVDD_FAULT/V <sub>SYS</sub> monitor: supplied from VDD_IO1  1: GPI: active high GPO/DD_FAULT/V <sub>SYS</sub> monitor: supplied from VDD_IO2
	1:0	R/W	GPIO12_PIN	PIN assigned to  00: nVDD_FAULT (Push-pull)  01: GPI  10: GPO controlled by the state of V <sub>SYS</sub> monitor (Push-pull)  11: GPO mode controlled (Push-pull)



Table 69: GPIO14-15

Register Address	Bit	Туре	Label	Description
0x1C GPIO14-15	7	R/W	GPIO15_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	6	R/W	GPIO15_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1
				1: GPI: active high GPO: supplied from VDD_IO2
	5:4	R/W	GPIO15_PIN	PIN assigned to
				00: GPO (Open drain, with optional blinking) 01: GPI 10: CLK (configured via GPIO14_PIN)
				11: GPO mode controlled (Open drain)
	3	R/W	GPIO14_WEN	Passive to active transition triggers a wakeup     Wakeup suppressed
	2	R/W	GPIO14_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1 DATA/CLK supplied from VDD_IO1 (Note 1)
				1: GPI: active high GPO: supplied from VDD_IO2 DATA/CLK supplied from VDD_IO2 (Note 1)
	1:0	R/W	GPIO14_PIN	PIN assigned to
				00: GPO(Open drain, with optional blinking) 01: GPI
				10: DATA (assigns GPIO15_PIN to CLK) 11: GPO mode controlled (Push-pull)

Note 1 When using as HS 2-WIRE interface input logic levels are derived from VDDCORE.

# Table 70: GPIO\_MODE0\_7

Register Address	Bit	Туре	Label	Description
0x1D GPIO_MODE0_7	7	R/W	GPIO7_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active low for sequencer control)  1: GPI: debouncing on
				GPO: Sets output to high level (active high for sequencer control)
	6	R/W	GPIO6_ MODE	GPI: debouncing off     GPO: Sets output to low level (active low for sequencer control)
				GPI: debouncing on     GPO: Sets output to high level (active high for sequencer control)
	5	R/W	GPIO5_ MODE	0: GPI: debouncing off GPO: Sets output to low level
				1: GPI: debouncing on GPO: Sets output to high level



Register Address	Bit	Туре	Label	Description
	4	R/W	GPIO4_ MODE	GPI: debouncing off     GPO: Sets output to low level(active low for sequencer control)
				GPI: debouncing on     GPO: Sets output to high level (active high for sequencer control)
	3	R/W	GPIO3_ MODE	GPI: debouncing off     GPO: Sets output to low level (active low for sequencer control)
				1: GPI: debouncing on GPO: Sets output to high level (active high for sequencer control)
	2	R/W	GPIO2_MODE	0: GPI: debouncing off GPO: Sets output to low level
				1: GPI: debouncing on GPO: Sets output to high level
	1	R/W	GPIO1_ MODE	0: GPI: debouncing off GPO: Sets output to low level
				1: GPI: debouncing on GPO: Sets output to high level
	0	R/W	GPIO0_ MODE	0: GPI: debouncing off GPO: Sets output to low level
				1: GPI: debouncing on GPO: Sets output to high level

## Table 71: GPIO\_MODE8\_15

Register Address	Bit	Туре	Label	Description
0x1E GPIO_MODE8_15	7	R/W	GPIO15_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active high for blinking) 1: GPI: debouncing on GPO: Sets output to high level (active low for blinking)
	6	R/W	GPIO14_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active high for blinking) 1: GPI:debouncing on GPO: Sets output to high level (active low for blinking)
	5	R/W	GPIO13_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active low for GP_FB1)  1: GPI: debouncing on GPO: Sets output to high level (active high for GP_FB1)
	4	R/W	GPIO12_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active low for nVDD_FAULT, V <sub>SYS</sub> monitor state)  1: GPI: debouncing on GPO: Sets output to high level (active high for nVDD_FAULT, V <sub>SYS</sub> monitor state)



Register Address	Bit	Туре	Label	Description
	3	R/W	GPIO11_ MODE	0: GPI: : debouncing off GPO: Sets output to low level (active high for blinking)
				GPI: : debouncing on     GPO: Sets output to high level (active low for blinking)
	2	R/W	GPIO10_ MODE	0: GPI/PWR1_EN: debouncing off GPO: Sets output to low level
				1: GPI/PWR1_EN: debouncing on GPO: Sets output to high level
	1	R/W	GPIO9_ MODE	0: GPI/PWR_EN: debouncing off GPO: Sets output to low level (active low for sequencer control)
				GPI/PWR_EN debouncing on     GPO: Sets output to high level (active high for sequencer control)
	0	R/W	GPIO8_ MODE	0: GPI/SYS_EN: debouncing off GPO: Sets output to low level
				1: GPI/SYS_EN: debouncing on GPO: Sets output to high level

#### Table 72: Reserved

Register Address	Bit	Type	Label	Description
0x1F	7:0		Reserved	

# A.2.3 Regulator Control

## Table 73: BCORE2\_CONT

Register Address	Bit	Туре	Label	Description
0x20	7	R/W	Reserved	
BCORE2_CONT Note 1	6:5	R/W	VBCORE2_GPI	GPIO select target voltage VBCORE2_A on passive to active transition, selects target voltage VBCORE2_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	Reserved	
	3	R/W	BCORE2_CONF	Sequencer target state of BCORE2_EN
	2:1	R/W	BCORE2_GPI	GPIO enables BUCKCORE2 on passive to active state transition, disables BUCKCORE2 on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BCORE2_EN	0: BUCKCORE2 disabled 1: BUCKCORE2 enabled



Note 1 Disabled in BUCKCORE dual-phase mode.

Table 74: BCORE1\_CONT

Register Address	Bit	Туре	Label	Description
0x21	7	R/W	CORE_SW_CONF	Sequencer target state of CORE_SW_EN
BCORE1_CONT	6:5	R/W	VBCORE1_GPI	GPIO select target voltage VBCORE1_A on passive to active transition, selects target voltage VBCORE1_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	CORE_SW_EN	0: CORE_SW opened 1: CORE_SW closed
	3	R/W	BCORE1_CONF	Sequencer target state of BCORE1_EN
	2:1	R/W	BCORE1_GPI	GPIO enables BUCKCORE1 on passive to active state transition, disables BUCKCORE1 on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BCORE1_EN	0: BUCKCORE1 disabled 1: BUCKCORE1 enabled

Table 75: BPRO\_CONT

Register Address	Bit	Туре	Label	Description
0x22	7	R/W	Reserved	
BPRO_CONT	6:5	R/W	VBPRO_GPI	GPIO select target voltage VBPRO_A on passive to active transition, selects target voltage VBPRO_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	Reserved	
	3	R/W	BPRO_CONF	Sequencer target state of BPRO_EN
	2:1	R/W	BPRO_GPI	GPIO enables BUCKPRO on passive to active state transition, disables BUCKPRO on active to passive state transition  Oo: Not controlled by GPIO (sequencer control)  O1: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	BPRO_EN	0: BUCKPRO disabled 1: BUCKPRO enabled



Table 76: BMEM\_CONT

Register Address	Bit	Туре	Label	Description
0x23	7	R/W	Reserved	
BMEM_CONT	6:5	R/W	VBMEM_GPI	GPIO select target voltage VBMEM_A on passive to active transition, selects target voltage VBMEM_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	Reserved	
	3	R/W	BMEM_CONF	Sequencer target state of BMEM_EN in case of being a default supply)
	2:1	R/W	BMEM_GPI	GPIO enables BUCKMEM on passive to active state transition, disables BUCKMEM on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BMEM_EN	0: BUCKMEM disabled 1: BUCKMEM enabled

# Table 77: BIO\_CONT

Register Address	Bit	Туре	Label	Description
0x24	7	R/W	Reserved	
BIO_CONT	6:5	R/W	VBIO_GPI	GPIO select target voltage VBIO_A on passive to active transition, selects target voltage VBIO_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	Reserved	
	3	R/W	BIO_CONF	Sequencer target state of BIO_EN
	2:1	R/W	BIO_GPI	GPIO enables BUCKIO on passive to active state transition, disables BUCKIO on active to passive state transition  00: Not controlled by GPIO (sequencer control)
				01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BIO_EN	0: BUCKIO disabled 1: BUCKIO enabled



# Table 78: BPERI\_CONT

Register Address	Bit	Туре	Label	Description
0x25	7	R/W	PERI_SW_CONF	Sequencer target state of PERI_SW_EN
BPERI_CONT	6:5	R/W	VBPERI_GPI	GPIO select target voltage VBPERI_A on passive to active transition, selects target voltage VBPERI_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	PERI_SW_EN	0: PERI_SW opened 1: PERI_SW closed
	3	R/W	BPERI_CONF	Sequencer target state of BPERI_EN
	2:1	R/W	BPERI_GPI	GPIO enables BUCKPERI on passive to active state transition, disables BUCKPERI on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BPERI_EN	0: BUCKPERI disabled 1: BUCKPERI enabled

#### Table 79: Reserved

Register Address	Bit	Туре	Label	Description
0x26, 0x27	7:0	R/W	Reserved	

### Table 80: LDO3\_CONT

Register Address	Bit	Туре	Label	Description
0x28	7	R/W	LDO3_CONF	Sequencer target state of LDO3_EN
LDO3_CONT	6:5	R/W	VLDO3_GPI	GPIO select target voltage VLDO3_A on passive to active transition, selects target voltage VLDO3_B on active to passive transition (ramping)  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	4	R/W	Reserved	
	3	R/W	LDO3_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode



Register Address	Bit	Туре	Label	Description
	2:1	R/W	LDO3_GPI	GPIO enables LDO3 on passive to active state transition, disables LDO3 on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO3_EN	0: LDO3 disabled 1: LDO3 enabled

#### Table 81: Reserved

Register Address	Bit	Туре	Label	Description
0x29 to 0x2B	7:0	R/W	Reserved	

## Table 82: LDO7\_CONT

Register Address	Bit	Туре	Label	Description
0x2C	7	R/W	LDO7_CONF	Sequencer target state of LDO7_EN
LDO7_CONT	6:5	R/W	VLDO7_GPI	GPIO select target voltage VLDO7_A on passive to active transition, selects target voltage VLDO7_B on active to passive transition (immediate voltage change)  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	4	R/W	VLDO7_SEL	LDO7 voltage is selected from (immediate change):  0: VLDO7_A 1: VLDO7_B
	3	R/W	LDO7_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO7_GPI	GPIO enables LDO7 on passive to active state transition, disables LDO7 on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO7_EN	0: LDO7 disabled 1: LDO7 enabled



Table 83: LDO8\_CONT

Register Address	Bit	Туре	Label	Description
0x2D	7	R/W	LDO8_CONF	Sequencer target state of LDO8_EN
LDO8_CONT	6:5	R/W	VLDO8_GPI	GPIO select target voltage VLDO8_A on passive to active transition, selects target voltage VLDO8_B on active to passive transition (immediate voltage change)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	VLDO8_SEL	LDO8 voltage is selected from (immediate change):  0: VLDO8_A  1: VLDO8_B
	3	R/W	LDO8_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO8_GPI	GPIO enables LDO8 on passive to active state transition, disables LDO8 on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO8_EN	0: LDO8 disabled 1: LDO8 enabled

# Table 84: LDO9\_CONT

Register Address	Bit	Туре	Label	Description
0x2E	7	R/W	LDO9_CONF	Sequencer target state of LDO9_EN
LDO9_CONT	6:5	R/W	VLDO9_GPI	GPIO select target voltage VLDO9_A on passive to active transition, selects target voltage VLDO9_B on active to passive transition (immediate voltage change)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	VLDO9_SEL	LDO9 voltage is selected from (immediate change):  0: VLDO9_A  1: VLDO9_B
	3	R/W	LDO9_PD_DIS	O: Enable pull-down resistor     1: No pull-down resistor in disabled mode



Register Address	Bit	Туре	Label	Description
	2:1	R/W	LDO9_GPI	GPIO enables LDO9 on passive to active state transition, disables LDO9 on active to passive state transition
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO9_EN	0: LDO9 disabled 1: LDO9 enabled

#### Table 85: Reserved

Register Address	Bit	Туре	Label	Description
0x2F	7:0	R/W	Reserved	

# Table 86: LDO11\_CONT

_						
Register Address	Bit	Туре	Label	Description		
0x30	7	R/W	LDO11_CONF	Sequencer target state of LDO11_EN		
LDO11_CONT	6:5	R/W	VLDO11_GPI	GPIO select target voltage VLDO11_A on passive to active transition, selects target voltage VLDO11_B on active to passive transition (immediate voltage change)		
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled		
	4	R/W	VLDO11_SEL	LDO11 voltage is selected from (immediate change):  0: VLDO11_A 1: VLDO11_B		
	3	R/W	LDO11_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode		
	2:1	R/W	LDO11_GPI	GPIO enables LDO11 on passive to active state transition, disables LDO11 on active to passive state transition  O0: Not controlled by GPIO (sequencer control)  O1: GPIO1 controlled		
				10: GPIO2 controlled 11: GPIO13 controlled		
	0	R/W	LDO11_EN	0: LDO11 disabled 1: LDO11 enabled		

### Table 87: VIB

Register Address	Bit	Туре	Label	Description
0x31	7:6	R/W	Reserved	
VIB	5:0	R/W	VIB_SET	000000: OFF-BREAK, NMOS on, PMOS off 000001: 47.55 mV 000010: 95.1 mV  Average output level set in a range of 0 to



Register Address	Bit	Туре	Label	Description
				3 V in steps of 3 V/63
				 111111: 3.0 V

## Table 88: DVC\_1

Register Address	Bit	Туре	Label	Description
0x32 DVC_1	7	R/W	VLDO3_SEL	LDO3 voltage is selected from (ramping):  0: VLDO3_A  1: VLDO3_B
	6:5	R/W	Reserved	
	4	R/W	VBPERI_SEL	BUCKPERI voltage is selected from (ramping):  0: VBPERI_A  1: VBPERI_B
	3	R/W	VBMEM_SEL	BUCKMEM voltage is selected from (ramping):  0: VBMEM_A  1: VBMEM_B
	2	R/W	VBPRO_SEL	BUCKPRO voltage is selected from (ramping):  0: VBPRO_A  1: VBPRO_B
	1	R/W	VBCORE2_SEL	BUCKCORE2 voltage is selected from (ramping):  0: VBCORE2_A  1: VBCORE2_B
	0	R/W	VBCORE1_SEL	BUCKCORE1 voltage is selected from (ramping):  0: VBCORE1_A  1: VBCORE1_B

## Table 89: DVC\_2

Register Address	Bit	Туре	Label	Description
0x33	7:1	R/W	Reserved	
DVC_2	0	R/W	VBIO_SEL	BUCKIO voltage is selected from (ramping):  0: VBIO_A  1: VBIO_B

#### A.2.4 GPADC

## Table 90: ADC\_MAN

Register Address	Bit	Туре	Label	Description
0x34	7:6	R/W	Reserved	
ADC_MAN	5	R/W	ADC_MODE	0: Measurement sequence interval 10 ms (economy mode) 1: Measurement sequence interval 1 ms
	4	R/W	ADC_MAN	Perform manual conversion. Bit is reset to 0 when conversion is complete.



Register Address	Bit	Туре	Label	Description
	3:0	R/W	ADC_MUX	Manual measurement selects:
				0000: VSYS port 0001: ADCIN1 0010: ADCIN2 0011: ADCIN3 0100: internal T-Sense 0101: reserved0110: reserved 0111: reserved 1000: Group 1 regulators voltage 1001: Group 2 regulators voltage 1010: Group 3 regulators voltage > 1010: reserved

### Table 91: ADC\_CONT

Register Address	Bit	Туре	Label	Description	
0x35 ADC_CONT	7	R/W	COMP1V2_EN	0: Disable 1.2 V comparator at ADCIN2 1: Enable 1.2 V comparator	
	6	R/W	AD3_ISRC_EN	0: Disable ADCIN3 current source 1: Enable ADCIN3 current source	
	5	R/W	AD2_ISRC_EN	0: Disable ADCIN2 current source 1: Enable ADCIN2 current source	
	4	R/W	AD1_ISRC_EN	0: Disable ADCIN1 current source 1: Enable ADCIN1 current source	
	3 R/W 2 R/W 1 R/W	3 R/	R/W	AUTO_AD3_EN	0: ADCIN3 auto-measurements disabled 1: ADCIN3 auto-measurements enabled
		R/W	AUTO_AD2_EN	0: ADCIN2 auto-measurements disabled 1: ADCIN2 auto-measurements enabled	
		R/W	AUTO_AD1_EN	0: ADCIN1 auto-measurements disabled 1: ADCIN1 auto-measurements enabled	
	0	R/W	AUTO_VSYS_EN	0: VSYS auto-measurements disabled when charger/vibration motor driver is off 1: VSYS auto-measurements enabled	

## Table 92: VSYS\_MON

Register Address	Bit	Туре	Label	Description
0x36 VSYS_MON	7:0	R/W	VSYS_MON	VSYS_MON threshold setting (8-bit). 00000000 corresponds to 2.5 V 11111111 corresponds to 5.5 V

#### A.2.5 ADC Results

## Table 93: ADC\_RES\_L

Register Address	Bit	Туре	Label	Description
0x37		R	ADC_RES_LSB	10-bit manual conversion result (2 LSBs)
ADC_RES_L	5:0	R	Reserved	



## Table 94: ADC\_RES\_H

Register Address	Bit	Туре	Label	Description
0x38 ADC_RES_H	7:0	R	ADC_RES_MSB	10-bit manual conversion result (8 MSBs)

### Table 95: VSYS\_RES

Register Address	Bit	Туре	Label	Description
0x39 VSYS_RES	7:0	R	VSYS_RES	0x00 – 0xFF: Auto VSYS conversion result (A0)
				0x00 corresponds to 2.5 V 0xFF corresponds to 5.5 V

### Table 96: ADCIN1\_RES

Register Address	Bit	Туре	Label	Description
0x3A ADCIN1_RES	7:0	R	ADCIN1_RES	0x00 – 0xFF: Auto ADC ADCIN1 conversion result

### Table 97: ADCIN2\_RES

Register Address	Bit	Туре	Label	Description
0x3B ADCIN2_RES	7:0	R	ADCIN2_RES	0x00 – 0xFF: Auto ADC ADCIN2 conversion result

### Table 98: ADCIN3\_RES

Register Address	Bit	Туре	Label	Description
0x3C ADCIN3_RES	7:0	R	ADCIN3_RES	0x00 – 0xFF: Auto ADC ADCIN3 conversion result

### Table 99: MON\_A8\_RES

Register Address	Bit	Туре	Label	Description
0x3D MON_A8_RES	7:0	R	MON_A8_RES	0x00 – 0xFF: Regulator output voltage monitor 1 (A8) conversion result
				0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V

### Table 100: MON\_A9\_RES

Register Address	Bit	Туре	Label	Description
0x3E MON_A9_RES	7:0	R	MON_A9_RES	0x00 – 0xFF: Regulator output voltage monitor 2 (A9) conversion result 0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V

### Table 101: MON\_A10\_RES

Register Address	Bit	Туре	Label	Description
0x3F MON_A10_RES	7:0	R	MON_A10_RES	0x00 – 0xFF: Regulator output voltage monitor 3 (A10) conversion result 0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V



### Table 102: Reserved

Register Address	Bit	Туре	Label	Description
0x40 to 0x4F	7:0		Reserved	

### Table 103: Copmic\_S to Copmic\_E

Register Address	Bit	Туре	Label	Description
0x50 CoPMIC_S	7:0	R	Reserved	Reserved for Co-PMIC
0x67 CoPMIC_E	7:0	R	Reserved	Reserved for Co-PMIC

## Table 104: CHG\_Co\_S to CHG\_Co\_E

Register Address	Bit	Type	Label	Description
0x68 CHG_Co_S	7:0	R	Reserved	Reserved for companion charger
0x7F CHG_Co_E	7:0	R	Reserved	Reserved for companion charger

# A.3 Register Page 1

## Table 105: PAGE\_CON

Register Address	Bit	Туре	Label	Description
0x80	7	RW	REVERT	See register 0x00, Table 41
PAGE_CON	6	RW	WRITE_MODE	
	5:3	RW	Reserved	
	2:0	RW	REG_PAGE	

## A.3.1 Power Sequencer

#### Table 106: SEQ

Register Address	Bit	Туре	Label	Description
0x81 SEQ	7:4	R/W	NXT_SEQ_START	Start time slot for first sequencing after being modified via register write
	3:0	R	SEQ_POINTER	Actual pointer position (time slot) of power sequencer



Table 107: SEQ\_TIMER

Register Address	Bit	Туре	Label	Description
0x82 SEQ_TIMER	7:4	R/W	SEQ_DUMMY	0000: 32 μs 0001: 64 μs 0010: 96 μs 0011: 128 μs 0100: 160 μs 0101: 192 μs 0110: 224 μs 0111: 256 μs 1000: 288 μs 1001: 384 μs 1010: 448 μs 1011: 512 μs 1100: 1.024 ms 1101: 2.048 ms 1111: 8.192 ms
	3:0	R/W	SEQ_TIME	0000: 32 μs 0001: 64 μs 0010: 96 μs 0011: 128 μs 0100: 160 μs 0101: 192 μs 0110: 224 μs 0111: 256 μs 1000: 288 μs 1001: 384 μs 1010: 448 μs 1011: 512 μs 1100: 1.024 ms 1101: 2.048 ms 1110: 4.096 ms 1111: 8.192 ms

#### Table 108: Reserved

Register Address	Bit	Type	Label	Description
0x83	7:0	R/W	Reserved	

## Table 109: ID\_4\_3

Register Address	Bit	Туре	Label	Description
0x84	7:4	R/W	Reserved	
ID_4_3	3:0	R/W	LDO3_STEP	Power sequencer time slot for LDO3 control

#### Table 110: Reserved

Register Address	Bit	Туре	Label	Description
0x85	7:0		Reserved	

### Table 111: ID\_8\_7

Register Address	Bit	Туре	Label	Description
0x86	7:4	R/W	LDO8_STEP	Power sequencer time slot for LDO8 control
ID_8_7	ID_8_7 3:0 R/W <b>LD07_</b> \$	LDO7_STEP	Power sequencer time slot for LDO7 control	



## Table 112: ID\_10\_9

Register Address	Bit	Туре	Label	Description
0x87	7:4	R/W	Reserved	
ID_10_9	3:0	R/W	LDO9_STEP	Power sequencer time slot for LDO9 control

### Table 113: ID\_12\_11

Register Address	Bit	Туре	Label	Description
0x88 ID_12_11	7:4	R/W	PD_DIS_STEP	Power sequencer time slot for control of blocks to be disabled/paused during POWERDOWN mode
	3:0	R/W	LDO11_STEP	Power sequencer time slot for LDO11 control

## Table 114: ID\_14\_13

Register Address	Bit	Туре	Label	Description
0x89 ID_14_13	7:4 R/W BUCKCORE2_STEP	BUCKCORE2_STEP	Power sequencer time slot for control of BUCKCORE2 (disabled in BUCKCORE dual phase mode)	
	3:0	R/W	BUCKCORE1_STEP	Power sequencer time slot for control of BUCKCORE1

### Table 115: ID\_16\_15

Register Address	Bit	Туре	Label	Description
0x8A ID_16_15	7:4	R/W	BUCK_IO_STEP	Power sequencer time slot for control of BUCKPRO
	3:0	R/W	BUCKPRO_STEP	Power sequencer time slot for control of BUCKPRO

## Table 116: ID\_18\_17

Register Address	Bit	Туре	Label	Description
0x8B ID_18_17	7:4	R/W	BUCKPERI_STEP	Power sequencer time slot for control of BUCKPERI
	3:0	R/W	BUCKMEM_STEP	Power sequencer time slot for control of BUCKMEM

### Table 117: Reserved

Register Address	Bit	Туре	Label	Description
0x8C	7:0	R/W	Reserved	

### Table 118: ID\_22\_21

Register Address	Bit	Туре	Label	Description
0x8D ID_22_21	7:4	R/W	GP_FALL1_STEP	Power sequencer time slot for falling edge control of GPO2
	3:0	R/W	GP_RISE1_STEP	Power sequencer time slot for rising edge control of GPO2



### Table 119: ID\_24\_23

Register Address	Bit	Туре	Label	Description
0x8E ID_24_23	7:4	R/W	GP_FALL2_STEP	Power sequencer time slot for falling edge control of GPO7
	3:0	R/W	GP_RISE2_STEP	Power sequencer time slot for rising edge control of GPO7

### Table 120: ID\_26\_25

Register Address	Bit	Туре	Label	Description
0x8F ID_26_25	7:4	R/W	GP_FALL3_STEP	Power sequencer time slot for falling edge control of GPO8
	3:0	R/W	GP_RISE3_STEP	Power sequencer time slot for rising edge control of GPO8

### Table 121: ID\_28\_27

Register Address	Bit	Туре	Label	Description
0x90 ID_28_27	7:4	R/W	GP_FALL4_STEP	Power sequencer time slot for falling edge control of GPO9
	3:0	R/W	GP_RISE4_STEP	Power sequencer time slot for rising edge control of GPO9

### Table 122: ID\_30\_29

Register Address	Bit	Туре	Label	Description
0x91 ID_30_29	7:4	R/W	GP_FALL5_STEP	Power sequencer time slot for falling edge control of GPO11
	3:0	R/W	GP_RISE5_STEP	Power sequencer time slot for rising edge control of GPO11

# Table 123: ID\_32\_31

Register Address	Bit	Type	Label	Description
0x92	7:4	R/W	Reserved	
ID_32_31	3:0	R/W	WAIT_STEP	Power sequencer time slot that gates the progress with state of GPI10 (or used a dedicated delay timer)

### Table 124: Reserved

Register Address	Bit	Туре	Label	Description
0x93, 0x94	7:0	R/W	Reserved	

### Table 125: SEQ\_A

Register Address	Bit	Туре	Label	Description
0x95 SEQ_A	7:4	R/W	POWER_END	OTP pointer to last supply of domain POWER
	3:0	R/W	SYSTEM_END	OTP pointer to last supply of domain SYSTEM



# Table 126: SEQ\_B

Register Address	Bit	Туре	Label	Description
0x96	7:4	R/W	PART_DOWN	OTP pointer for partial POWERDOWN mode
SEQ_B	3:0	R/W	MAX_COUNT	OTP pointer to last supply of domain POWER1

#### Table 127: WAIT

Register Address	Bit	Туре	Label	Description
0x97 WAIT	7:6	R/W	WAIT_DIR	00: No wait during power sequencing 01: Wait during power-up sequence 10:: Wait during power-down sequence 11: Wait during power-up and power-down sequence
	5	R/W	TIME_OUT	O: No time limit 1: 500 ms time out for waiting GPIO10 to get active  O: No time limit  O: No time li
	4	R/W	WAIT_MODE	Wait for GPIO10 to be active     Timer mode (start timer and wait for expire)
	3:0	R/W	WAIT_TIME	0000: 0.0 μs 0001: 512 μs 0010: 1.0 ms 0011: 2.0 ms 0100: 4.1 ms 0101: 8.2 ms 0110: 16.4 ms 0111: 32.8 ms 1000: 65.5 ms 1001: 128 ms 1010: 256 ms 1011: 512 ms 1100: 1.0 s 1101: 2.1 s 1110: 4.2 s 1111: 8.4 s

### Table 128: Reserved

Register Address	Bit	Туре	Label	Description
0x98	7:0	R/W	Reserved	

### Table 129: RESET

Register Address	Bit	Туре	Label	Description
0x99 RESET	7:6	R/W	RESET_EVENT	RESET timer started by  00: EXT_WAKEUP  01: SYS_UP  10: PWR_UP  11: leaving PMIC RESET state (do not use in combination with nRES_MODE = 1)



Register Address	Bit	Туре	Label	Description
	5:0	R/W	RESET_TIMER	000000: 0.000 ms
				000001: 1.024 ms
				000010: 2.048 ms
				000011: 3.072 ms
				000100: 4.096 ms
				000101: 5.120 ms
				011110: 30.720 ms
				011111: 31.744 ms
				100000: 32.768 ms
				100001: 65.536 ms
				100010: 98.304 ms
				111101: 983.040 ms
				111110: 1015.808 ms
				111111: 1048.576 ms

# **A.3.2** Regulator Settings

## Table 130: BUCK\_ILIM\_A

Register Address	Bit	Туре	Label	Description
0x9A BUCK_ILIM_A	7:4	R/W	BMEM_ILIM	BUCKMEM current limit (all limits x2 in MERGE mode)
				0000:1500 mA 0001:1600 mA 0010:1700 mA 0011:1800 mA
				0100:1900 mA 0101:2000 mA 0110:2100 mA 0111:2200 mA
				1000:2300 mA 1001:2400 mA 1010:2500 mA
				1011:2600 mA 1100:2700 mA 1101:2800 mA 1110:2900 mA
				1111:3000 mA
	3:0	R/W	BIO_ILIM	BUCKIO current limit 0000:1500 mA 0001:1600 mA 0010:1700 mA
				0011:1800 mA 0100:1900 mA 0101:2000 mA 0110:2100 mA
				0111:2200 mA 1000:2300 mA 1001:2400 mA 1010:2500 mA
				1011:2600 mA 1100:2700 mA 1101:2800 mA 1110:2900 mA
				1111:3000 mA



Table 131: BUCK\_ILIM\_B

Register Address	Bit	Туре	Label	Description
0x9B BUCK_ILIM_B	7:4	R/W	BPERI_ILIM	BUCKPERI current limit 0000:1500 mA 0001:1600 mA 0010:1700 mA 0011:1800 mA 0010:1900 mA 010:2000 mA 0110:2100 mA 0111:2200 mA 1000:2300 mA 1001:2400 mA 1001:2500 mA 1011:2600 mA 1101:2800 mA 1101:2800 mA 1101:2900 mA
	3:0	R/W	BPRO_ILIM	BUCKPRO current limit (all limits x2 in full-current mode) 0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0110:900 mA 0101:1000 mA 0110:1100 mA 0110:11200 mA 1000:1300 mA 1001:1400 mA 1011:1500 mA 1011:1600 mA 1101:1800 mA 1101:1800 mA 1101:1900 mA

# Table 132: BUCK\_ILIM\_C

Register Address	Bit	Туре	Label	Description
0x9C BUCK_ILIM_C	7:4	R/W	BCORE2_ILIM	BUCKCORE2 current limit (all limits x2 in full-current mode)
				0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0100:900 mA 0101:1000 mA 0110:1100 mA 0111:1200 mA 1000:1300 mA
				1001:1400 mA 1010:1500 mA 1011:1600 mA 1100:1700 mA 1101:1800 mA 1110:1900 mA 1111:2000 mA



Register Address	Bit	Туре	Label	Description
	3:0	R/W	BCORE1_ILIM	BUCKCORE1 current limit (all limits x2 in full-current mode)
				0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0100:900 mA 0101:1000 mA 0110:1100 mA 0111:1200 mA 1000:1300 mA 1001:1400 mA 1011:1600 mA 1101:1800 mA
				1111:2000 mA

# Table 133: BCORE2\_CONF

Register Address	Bit	Туре	Label	Description
0x9D BCORE2_CONF	7:6	R/W	BCORE2_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKCORE2 always operates in Sleep mode 10: BUCKCORE2 always operates in Synchronous mode 11: BUCKCORE2 operates in Automatic mode
	5	R/W	BCORE2_PD_DIS	O: Enable pull-down resistor (automatically disabled in dual-phase mode)  1: No pull-down resistor in disabled mode
	4:3		Reserved	
	2:0	R/W	BCORE2_FB	BUCKCORE2 feedback signal is created out of: xx1: VBUCKCORE2 x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

# Table 134: BCORE1\_CONF

Register Address	Bit	Туре	Label	Description
0x9E BCORE1_CONF	7:6	R/W	BCORE1_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKCORE1 always operates in Sleep mode 10: BUCKCORE1 always operates in Synchronous mode 11: BUCKCORE1 operates in Automatic mode
	5	R/W	BCORE1_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode



Register Address	Bit	Туре	Label	Description
	4:3		Reserved	
	2:0	R/W	BCORE1_FB	BUCKCORE feedback signal is created out of:  000:  BCORE_MERGE= 0: VBUCKCORE1  BCORE_MERGE= 1: Differential remote sensing via VBUCKCORE1 –  VBUCKCORE2 and output capacitor voltage sense via port CORE_SWS or GP_FB_2  xx1: VBUCKCORE1  x1x: CORE_SWS  1xx: PERI_SWS  Each switch connected to the output of the
				buck may be selected; setting 0b000 disables sense voltage mixer for BUCKCORE

## Table 135: BPRO\_CONF

Register Address	Bit	Туре	Label	Description
0x9F BPRO_CONF	7:6	R/W	BPRO_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 10: BUCKPRO always operates in Sleep mode 10: BUCKPRO always operates in Synchronous 11: BUCKPRO operates in Automatic mode
	5	R/W	BPRO_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	4	R/W	BPRO_VTT_EN	0: Buck voltage mode 1: VTT mode, buck target voltage tracks 50% of VDDQ sense port (requires BPRO_VTTR_EN to be asserted as well)
	3	R/W	BPRO_VTTR_EN	0: VTTR port is assigned to E_CMP1V2, port VDDQ provides status of E_GPI2 1: VTTR port provides 50% of VDDQ voltage
	2:0	R/W	BPRO_FB	BUCKPRO feedback signal is created out of: xx1: VBUCKPRO x1x: CORE_SWS 1xx: PERI_SWS
				Each switch connected to the output of the buck may be selected; setting 0b000 is invalid



Table 136: BIO\_CONF

Register Address	Bit	Туре	Label	Description
0xA0 BIO_CONF	7:6	R/W	BIO_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 10: BUCKIO always operates in Sleep mode 10: BUCKIO always operates in Synchronous 11: BUCKIO operates in Automatic mode
	5	R/W	BIO_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode
	4:3		Reserved	
	2:0	R/W	BIO_FB	BUCKIO feedback signal is created out of: xx1: VBUCKBIO x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

# Table 137: BMEM\_CONF

Bit	Туре	Label	Description
7:6	R/W	BMEM_ MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKMEM always operates in Sleep mode 10: BUCKMEM always operates in Synchronous mode 11: BUCKMEM operates in Automatic mode
5	R/W	BMEM_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
4:3		Reserved	
2:0	R/W	BMEM_FB	BUCKMEM feedback signal is created out of: xx1: VBUCKMEM x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is
	7:6 5 4:3	7:6 R/W 5 R/W 4:3	7:6 R/W BMEM_MODE  5 R/W BMEM_PD_DIS  4:3 Reserved



Table 138: BPERI\_CONF

Register Address	Bit	Туре	Label	Description
0xA2 BPERI_CONF	7:6	R/W	BPERI_ MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKPERI always operates in Sleep mode 10: BUCKPERI always operates in Synchronous mode 11: BUCKPERI operates in Automatic mode
	5	R/W	BPERI_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	4:3		Reserved	
	2:0	R/W	BPERI_FB	BUCKPERI feedback signal is created out of: xx1: VBUCKPERI x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b0000 is invalid

Table 139: VBCORE2\_A

Register Address	Bit	Туре	Label	Description	
0xA3 VBCORE2_A	7	R/W	BCORE2_SL_A	0: Configures BUCKO Synchronous mode, voltage settings 1: Configures BUCKO when selecting A volta	when selecting A  ORE2 to Sleep mode,
	6:0	R/W	VBCORE2_A	0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100111: 0.68 V 0100111: 0.69 V	
				0101000: 0.70 V 0101001: 0.71 V  1010000: 1.10 V  1110011: 1.45 V 1110100: 1.46 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.52 V 1111011: 1.53 V 1111101: 1.55 V 1111111: 1.55 V 1111111: 1.57 V	PWM mode voltage range



# Table 140: VBCORE1\_A

Register Address	Bit	Туре	Label	Descr	ription
0xA4 VBCORE1_A	7	R/W	BCORE1_SL_A	0: Configures BUCKO Synchronous mode, voltage settings 1: Configures BUCKO when selecting A volta	when selecting A  ORE1 to Sleep mode,
	6:0	R/W	VBCORE1_A	0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
				0101001: 0.71 V  1010000: 1.10 V  1110011: 1.45 V 1110100: 1.46 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.53 V 1111101: 1.54 V 1111101: 1.55 V 1111111: 1.56 V 1111111: 1.57 V	PWM mode voltage range



Table 141: VBPRO\_A

Register Address	Bit	Туре	Label	Descr	ription
0xA5 VBPRO_A	7	R/W	BPRO_SL_A	0: Configures BUCKI mode, when selecting 1: Configures BUCKPI when selecting A volta	g A voltage settings RO to Sleep mode,
	6:0	R/W	VBPRO_A	0000000: 0.53 V 0000001: 0.54 V 0000010: 0.55 V 0000011: 0.56 V 0000100: 0.57 V 0000101: 0.58 V 	
				0010001: 0.70 V 0010010: 0.71 V 0010011: 0.72 V 0010100: 0.73 V 0010101: 0.74 V 0010110: 0.75 V	
				1000011: 1.20 V 1110011: 1.68 V 1110100: 1.69 V 1110101: 1.70 V 1110111: 1.72 V 1111000: 1.73 V 1111000: 1.74 V 1111010: 1.75 V 1111011: 1.76 V 1111101: 1.77 V 1111101: 1.78 V 1111101: 1.79 V 1111111: 1.79 V	PWM mode voltage range

## Table 142: VBMEM\_A

Register Address	Bit	Туре	Label	Description
0xA6 VBMEM_A	7	R/W	BMEM_SL_A	0: Configures BUCKMEM to Synchronous mode, when selecting A voltage settings 1: Configures BUCKMEM to Sleep mode, when selecting A voltage settings
	6:0	R/W	VBMEM_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111101: 2.02 V 0111111: 2.04 V 0111111: 3.34 V



# Table 143: VBIO\_A

Register Address	Bit	Туре	Label	Description
0xA7 VBIO_A	7	R/W	BIO_SL_A	O: Configures BUCKIO to Synchronous mode, when selecting A voltage settings     1: Configures BUCKIO to Sleep mode, when selecting A voltage settings
	6:0	R/W	VBIO_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111110: 2.02 V 0111111: 2.04 V 0111111: 2.06 V 1111111: 3.34 V

## Table 144: VBPERI\_A

Register Address	Bit	Туре	Label	Description
0xA8 VBPERI_A	7	R/W	BPERI_SL_A	0: Configures BUCKPERI to Synchronous mode, when selecting A voltage settings 1: Configures BUCKPERI to Sleep mode, when selecting A voltage settings
	6:0	R/W	VBPERI_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0110010: 1.80 V 0111100: 2.00 V 0111101: 2.02 V 0111110: 2.04 V 0111111: 2.06 V 1111111: 3.34 V

#### Table 145: Reserved

Register Address	Bit	Туре	Label	Description
0xA9, 0xAA	7:0	R/W	Reserved	



Table 146: VLDO3\_A

Register Address	Bit	Туре	Label	Description
0xAB VLDO3_A	7	R/W	LDO3_SL_A	Configures LDO to half-current mode, when selecting A voltage settings     Configures LDO to Sleep mode, when selecting A voltage settings
	6:0	R/W	VLDO3_A	0000000: 0.90 V 0000001: 0.92 V 0000010: 0.94 V 0000010: 0.98 V 0000100: 1.00 V 0000110: 1.00 V 0000110: 1.02 V 0000101: 1.04 V 0001000: 1.06 V 0001001: 1.10 V 0001010: 1.14 V 0001101: 1.16 V 0001101: 1.18 V 0001111: 1.20 V 0011000: 1.22 V 0010001: 1.24 V 001001: 1.26 V 001001: 1.30 V 001010: 1.30 V 001010: 1.30 V 001010: 3.16 V 111001: 3.18 V 111001: 3.20 V 111010: 3.22 V 111010: 3.22 V 111010: 3.24 V 111010: 3.32 V 111010: 3.32 V 1111010: 3.33 V 1111011: 3.34 V 1111011: 3.36 V 1111011: 3.36 V 1111011: 3.36 V 1111101: 3.36 V 1111101: 3.42 V 1111111: 3.44 V



### Table 147: Reserved

Register Address	Bit	Туре	Label	Description
0xAC to 0xAE	7:0	R/W	Reserved	

# Table 148: VLDO7\_A

Bit	Туре	Label	Description
7	R/W	LDO7_SL_A	O: Configures LDO to half-current mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
6	R/W	Reserved	
5:0	R/W	VLDO7_A	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000010: 1.09 V 000100: 1.00 V 000110: 1.05 V 000110: 1.10 V 000110: 1.15 V 001000: 1.20 V 001001: 1.30 V 001101: 1.35 V 001100: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001101: 1.55 V 001100: 1.60 V 001111: 1.55 V 010000: 1.60 V 010011: 1.70 V 010011: 1.75 V 010100: 1.80 V 010101: 1.85 V 100010: 2.50 V 100110: 2.55 V 100100: 2.60 V 100111: 2.75 V 101100: 2.80 V 101111: 2.75 V 101100: 2.80 V 101111: 3.15 V 101101: 3.00 V 101111: 3.15 V 101101: 3.00 V 101111: 3.15 V 101101: 3.30 V 101111: 3.35 V 110100: 3.20 V 110011: 3.35 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V > 111000: 3.60 V > 111000: 3.60 V
	7 6	7 R/W 6 R/W	7 R/W <b>LDO7_SL_A</b> 6 R/W <b>Reserved</b>



Table 149: VLDO8\_A

Register Address	Bit	Туре	Label	Description
0xB0 VLDO8_A	7	R/W	LDO8_SL_A	Configures LDO to half-current mode, when selecting A voltage settings     Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
	5:0	R/W R/W	VLDO8_A	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000010: 1.095 V 000100: 1.00 V 000110: 1.10 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001010: 1.30 V 001100: 1.40 V 001101: 1.45 V 001100: 1.40 V 001111: 1.55 V 001100: 1.66 V 011001: 1.70 V 010011: 1.75 V 010010: 1.80 V 010011: 1.85 V 100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.55 V 100110: 2.70 V 100111: 2.75 V 101000: 2.80 V 101010: 2.90 V 101011: 3.05 V 101110: 3.10 V 101111: 3.15 V 101101: 3.05 V 101101: 3.35 V 110100: 3.20 V 110011: 3.35 V 110100: 3.30 V 110111: 3.45 V 110100: 3.45 V 110101: 3.55 V 110100: 3.50 V 110111: 3.55 V 110100: 3.50 V 110111: 3.55 V 110100: 3.50 V 110111: 3.55 V 110100: 3.60 V
				101110: 3.10 V 101111: 3.15 V 110000: 3.20 V 110001: 3.25 V 110010: 3.30 V 110011: 3.35 V 110100: 3.40 V 110101: 3.45 V 110110: 3.50 V



Table 150: VLDO9\_A

Register Address	Bit	Туре	Label	Description
0xB1 VLDO9_A	7	R/W	LDO9_SL_A	O: Configures LDO to half-current mode, when selecting A voltage settings  1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
	5:0	R/W	VLDO9_A	000000: not used 000001: 0.95 V 000010: 0.95 V 000010: 1.00 V 00010: 1.00 V 00010: 1.10 V 00011: 1.15 V 00100: 1.20 V 00100: 1.25 V 00110: 1.35 V 00110: 1.35 V 00110: 1.45 V 00110: 1.45 V 00110: 1.45 V 00110: 1.55 V 01000: 1.60 V 01001: 1.70 V 01001: 1.75 V 010010: 1.85 V  100010: 2.50 V 100110: 2.55 V 100100: 2.60 V 100111: 2.75 V 100110: 2.70 V 100111: 2.75 V 101100: 2.85 V 101100: 2.90 V 101101: 2.95 V 101101: 3.05 V 101110: 3.15 V 101101: 3.55 V 110000: 3.20 V 110011: 3.55 V 110010: 3.30 V 110111: 3.55 V 110000: 3.40 V 110111: 3.55 V 111000: 3.60 V >111100: 3.60 V >111100: 3.60 V

### Table 151: Reserved

Register Address	Bit	Туре	Label	Description
0xB2	7:0	R/W	Reserved	



## **Table 152: VLDO11\_A**

Register Address	Bit	Туре	Label	Description
0xB3 VLDO11_A	7:4	R/W	LDO11_SL_A	O: Configures LDO to half-current mode, when selecting A voltage settings  1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
	5:0	R/W R/W	VLDO11_A	000000: 0.90 V 00001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.15 V 000110: 1.15 V 001000: 1.20 V 001001: 1.25 V 001001: 1.30 V 00110: 1.30 V 00110: 1.40 V 00110: 1.40 V 001110: 1.55 V 001100: 1.50 V 001111: 1.55 V 001000: 1.60 V 001111: 1.55 V 010000: 1.60 V 010011: 1.75 V 010010: 1.80 V 010011: 1.85 V  100010: 2.50 V 100100: 2.50 V 100100: 2.60 V 100101: 2.55 V 100100: 2.80 V 100101: 2.85 V 101100: 2.90 V 10111: 2.95 V 101100: 3.00 V 10111: 3.15 V 101100: 3.00 V 101111: 3.15 V 111000: 3.25 V 111001: 3.45 V 110010: 3.45 V 110011: 3.45 V 110101: 3.55 V 111001: 3.50 V 110111: 3.55 V 111000: 3.60 V
				000001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.30 V 001101: 1.35 V 001101: 1.35 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001110: 1.50 V 001111: 1.55 V 001000: 1.60 V 001111: 1.75 V 010000: 1.60 V 010011: 1.70 V 010011: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.55 V 100100: 2.80 V 100101: 2.85 V 101101: 2.95 V 101101: 2.95 V 101101: 3.05 V 101101: 3.05 V 101101: 3.05 V 101101: 3.05 V 101101: 3.15 V 110001: 3.25 V 110010: 3.25 V 110010: 3.25 V 110010: 3.30 V 110111: 3.35 V 110100: 3.40 V 110111: 3.55 V



## Table 153: VBCORE2\_B

Register Address	Bit	Туре	Label	Descr	ription
0xB4 VBCORE2_B	7	R/W	BCORE2_SL_B	0: Configures BUCKO Synchronous mode, voltage settings 1: Configures BUCKO when selecting B volta	when selecting B  ORE2 to Sleep mode,
	6:0	R/W	VBCORE2_B	0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
				0101000: 0.70 V 0101001: 0.71 V  0111100: 0.90 V  1110011: 1.45 V 1110100: 1.46 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111010: 1.52 V 1111101: 1.53 V 1111101: 1.55 V 1111110: 1.56 V 1111111: 1.57 V	PWM mode voltage range



## Table 154: VBCORE1\_B

Register Address	Bit	Туре	Label	Descr	ription
0xB5 VBCORE1_B	7	R/W	BCORE1_SL_B		ORE1 to Synchronous B voltage settings CORE1 to Sleep
	6:0	R/W	VBCORE1_B	0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
				0101000: 0.70 V 0101001: 0.71 V  0111100: 0.90 V  1110011: 1.45 V 1110100: 1.46 V 1110101: 1.47 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111010: 1.52 V 1111101: 1.53 V 1111101: 1.55 V 1111110: 1.55 V 1111111: 1.57 V	PWM mode voltage range



Table 155: VBPRO\_B

Register Address	Bit	Туре	Label	Descr	ription
0xB6 VBPRO_B	7	R/W	BPRO_SL_B	0: Configures BUCKPI mode, when selecting 1: Configures BUCKI when selecting B vol	B voltage settings PRO to Sleep mode,
	6:0	R/W	VBPRO_B	0000000: 0.53 V 0000001: 0.54 V 0000010: 0.55 V 0000011: 0.56 V 0000100: 0.57 V 0000101: 0.58 V 	
				0010001: 0.70 V 0010010: 0.71 V 0010011: 0.72 V 0010100: 0.73 V 0010101: 0.74 V 0010110: 0.75 V	
				1000011: 1.20 V 1110011: 1.68 V 1110100: 1.69 V 1110110: 1.71 V 1110111: 1.72 V 1111000: 1.73 V 1111001: 1.75 V 1111011: 1.76 V 1111101: 1.77 V 1111101: 1.78 V 1111110: 1.79 V 1111111: 1.80 V	PWM mode voltage range

## Table 156: VBMEM\_B

Register Address	Bit	Туре	Label	Description
0xB7 VBMEM_B	7	R/W	BMEM_SL_B	Configures BUCKMEM to Synchronous mode, when selecting B voltage settings     Configures BUCKMEM to Sleep mode, when selecting B voltage settings
	6:0	R/W	VBMEM_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111110: 2.02 V 0111111: 2.04 V 0111111: 3.34 V



Table 157: VBIO\_B

Register Address	Bit	Туре	Label	Description
0xB8 VBIO_B	7	R/W	BIO_SL_B	0: Configures BUCKIO to Synchronous mode, when selecting B voltage settings 1: Configures BUCKIO to Sleep mode, when selecting B voltage settings
	6:0	R/W	VBIO_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111101: 2.02 V 0111110: 2.04 V 0111111: 2.06 V 1111111: 3.34 V

### Table 158: VBPERI\_B

Register Address	Bit	Туре	Label	Description
0xB9 VBPERI_B	7	R/W	BPERI_SL_B	O: Configures BUCKPERI to Synchronous mode, when selecting A voltage settings     1: Configures BUCKPERI to Sleep mode, when selecting B voltage settings
	6:0	R/W	VBPERI_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0110010: 1.80 V 0111100: 2.00 V 0111101: 2.02 V 0111110: 2.04 V 0111111: 2.06 V 1111111: 3.34 V

#### Table 159: Reserved

Register Address	Bit	Туре	Label	Description
0xBA, 0xBB	7:0	R/W	Reserved	

### Table 160: VLDO3\_B

Register Address	Bit	Туре	Label	Description
0xBC VLDO3_B	7	R/W	LDO3_SL_B	0: Configures LDO to half-current mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6:0	R/W	VLDO3_B	0000000: 0.90 V 0000001: 0.92 V 0000010: 0.94 V 0000011: 0.96 V 0000100: 0.98 V 0000101: 1.00 V 0000110: 1.02 V 0000111: 1.04 V

Datasheet DA9063L\_2v1 05-Apr-2017



Register Address	Bit	Туре	Label	Description
				0001000: 1.06 V
				0001001: 1.08 V
				0001010: 1.10 V
				0001011: 1.12 V
				0001100: 1.14 V
				0001101: 1.16 V
				0001110: 1.18 V
				0001111: 1.20 V
				0010000: 1.22 V
				0010001: 1.24 V
				0010010: 1.26 V
				0010011: 1.28 V
				0010100: 1.30 V
				0010101: 1.32 V
				1110000: 3.14 V
				1110001: 3.16 V
				1110010: 3.18 V
				1110011: 3.20 V
				1110100: 3.22 V
				1110101: 3.24 V
				1110110: 3.26 V
				1110111: 3.28 V
				1111000: 3.30 V
				1111001: 3.32 V
				1111010: 3.34 V
				1111011: 3.36 V
				1111100: 3.38 V
				1111101: 3.40 V
				1111110: 3.42 V
				1111111: 3.44 V

#### Table 161: Reserved

Register Address	Bit	Туре	Label	Description
0xBD to 0xBF	7:0	R/W	Reserved	

### Table 162: VLDO7\_B

Register Address	Bit	Туре	Label	Description
0xC0 VLDO7_B	7	R/W	LDO7_SL_B	0: Configures LDO to half-current mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	





Table 163: VLDO8\_B

Register Address	Bit	Туре	Label	Description
0xC1 VLDO8_B	7	R/W	LDO8_SL_B	O: Configures LDO to half-current mode, when selecting B voltage settings  1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
	5:0	R/W	VLDO8_B	000000: 0.90 V 000001: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.35 V 001100: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001100: 1.40 V 001101: 1.55 V 001100: 1.60 V 001101: 1.55 V 010000: 1.60 V 010001: 1.70 V 010011: 1.75 V 010101: 1.85 V  100010: 2.50 V 100110: 2.55 V 100100: 2.60 V 100111: 2.75 V 100100: 2.80 V 10110: 2.90 V 101101: 3.05 V 101101: 3.35 V 110100: 3.25 V 110010: 3.30 V 110111: 3.35 V 110100: 3.40 V 110111: 3.55 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V > >111000: 3.60 V > >111000: 3.60 V



Table 164: VLDO9\_B

Bit	Туре	Label	Description
7	R/W	LDO9_SL_B	0: Configures LDO to half-current mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
6	R/W	Reserved	
5:0	R/W R/W	VLDO9_B	000000: 0.95 V 000011: 0.95 V 000011: 0.95 V 000011: 0.95 V 000101: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001010: 1.30 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001101: 1.55 V 001101: 1.55 V 001101: 1.55 V 001110: 1.55 V 001110: 1.55 V 001000: 1.60 V 010011: 1.70 V 010011: 1.75 V 010100: 1.80 V 010101: 1.85 V  100010: 2.50 V 100110: 2.55 V 100100: 2.60 V 100111: 2.75 V 101100: 2.85 V 101101: 2.90 V 10111: 2.95 V 101101: 2.90 V 10111: 3.15 V 101101: 3.05 V 101110: 3.30 V 101111: 3.55 V 110000: 3.20 V 110001: 3.25 V 110010: 3.30 V 110111: 3.35 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V >111000: 3.60 V >111000: 3.60 V
	7	7 R/W 6 R/W	7 R/W LD09_SL_B 6 R/W Reserved

### Table 165: Reserved

Register Address	Bit	Туре	Label	Description
0xC3	7:0	R/W	Reserved	



## Table 166: VLDO11\_B

Bit	Туре	Label	Description
7:4	R/W	LDO1_SL_B	O: Configures LDO to half-current mode, when selecting B voltage settings  1: Configures LDO to Sleep mode, when selecting B voltage settings
6	R/W	Reserved	
5:0	R/W	VLDO11_B	000000: 0.90 V 000010: 0.90 V 000011: 0.95 V 000010: 1.00 V 00010: 1.05 V 00010: 1.10 V 000111: 1.15 V 001001: 1.25 V 00110: 1.30 V 00110: 1.30 V 00110: 1.40 V 00110: 1.45 V 00110: 1.50 V 00110: 1.55 V 001000: 1.60 V 01001: 1.70 V 01001: 1.75 V 010010: 1.85 V  100010: 2.50 V 10010: 2.50 V 10010: 2.55 V 100100: 2.60 V 10011: 2.75 V 101100: 2.85 V 101100: 2.85 V 101100: 2.90 V 10111: 3.15 V 10110: 3.05 V 10111: 3.15 V 11000: 3.25 V 110010: 3.25 V 110010: 3.25 V 110010: 3.30 V 111100: 3.30 V 110111: 3.55 V 110010: 3.45 V 110100: 3.40 V 11011: 3.55 V 1111000: 3.60 V >1111000: 3.60 V
	7:4	7:4 R/W 6 R/W	7:4 R/W <b>LDO1_SL_B</b> 6 R/W <b>Reserved</b>



## A.3.3 High Power GPO PWM

Table 167: GPO11\_LED

Register Address	Bit	Туре	Label	Description
0xC6 GPO11_LED	7	R/W	GPO11_DIM	0: PWM ratio changes instantly 1: GPO ramps between changes in PWM ratio with 32 ms per step
	6:0	R/W	GPO11_PWM	GPO11 LED on-time (low level at GPIO 11, period 21 kHz = 95 cycles of 0.5 μs)  0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000110: 3% 0000101: 5% 0000111: 7% 0000100: 8% 000101: 9% 000101: 10% 000101: 11% 0001101: 13% 0001101: 13% 0001111: 15% 0001111: 15% 0111111: 100%

### Table 168: GPO14\_LED

Register Address	Bit	Туре	Label	Description
0xC7 GPO14_LED	7	R/W	GPO14_DIM	0: PWM ratio changes instantly 1: GPO ramps between changes in PWM ratio with 32 ms per step
	6:0	R/W	GPO14_PWM	GPO14 LED on-time (low level at GPIO 14, period 21 kHz = 95 cycles of 0.5 µs)
				0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000011: 3% 0000100: 4% 0000101: 5% 0000111: 7% 0001000: 8% 0001001: 9% 0001010: 10% 0001011: 11% 0001100: 12% 0001101: 13% 0001101: 13% 0001111: 15% 0001111: 15% 0111111: 100%



Table 169: GPO15\_LED

Register Address	Bit	Туре	Label	Description
0xC8 GPO15_LED	7	R/W	GPO15_DIM	0: PWM ratio changes instantly 1: GPO ramps between changes in PWM ratio with 32 ms per step
	6:0	R/W	GPO15_PWM	GPO15 LED on-time (low level at GPIO 15, period 21 kHz = 95 cycles of 0.5 μs)  0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000101: 3% 0000101: 5% 0000111: 7% 0001000: 8% 0001010: 10% 0001011: 11% 0001101: 13% 0001101: 13% 0001111: 15% 0001101: 14% 0001111: 15% 01101111: 100% >1011111: 100%

#### A.3.4 **GPADC Thresholds**

Table 170: ADC\_CFG

Register Address	Bit	Туре	Label	Description
0xC9 ADC_CFG	7	R/W	ADCIN3_DEB	0: ADCIN3: debouncing off 1: ADCIN3: debouncing on
	6	R/W	ADCIN2_DEB	0: ADCIN2: debouncing off 1: ADCIN2: debouncing on
	5	R/W	ADCIN1_DEB	0: ADCIN1: debouncing off 1: ADCIN1: debouncing on
	4	R/W	ADCIN3_CUR	ADCIN3 current source: <b>0: 10 μA</b> 1: 40 μA
	3:2	R/W	ADCIN2_CUR	ADCIN2 current source: 00: 1 μA 01: 2.5 μA 10: 10 μA 11: 40 μA
	1:0	R/W	ADCIN1_CUR	ADCIN1 current source: 00: 1 μA 01: 2.5 μA 10: 10 μA 11: 40 μA



### Table 171: AUTO1\_HIGH

Register Address	Bit	Туре	Label	Description
0xCA AUTO1_HIGH	7:0	R/W	AUTO1_HIGH	00000000 – 111111111: ADCIN1 high level threshold

### Table 172: AUTO1\_LOW

Register Address	Bit	Туре	Label	Description
0xCB AUTO1_LOW	7:0	R/W	AUTO1_LOW	00000000 – 111111111: ADCIN1 low level threshold

#### Table 173: AUTO2\_HIGH

Register Address	Bit	Туре	Label	Description
0xCC AUTO2_HIGH	7:0	R/W	AUTO2_HIGH	00000000 – 11111111: ADCIN2 high level threshold

#### Table 174: AUTO2\_LOW

Register Address	Bit	Туре	Label	Description
0xCD AUTO2_LOW	7:0	R/W	AUTO2_LOW	00000000 – 111111111: ADCIN2 low level threshold

#### Table 175: AUTO3\_HIGH

Register Address	Bit	Туре	Label	Description
0xCE AUTO3_HIGH	7:0	R/W	AUTO3_HIGH	00000000 – 111111111: ADCIN3 high level threshold

### Table 176: AUTO3\_LOW

Register Address	Bit	Туре	Label	Description
0xCF AUTO3_LOW	7:0	R/W	AUTO3_LOW	00000000 – 11111111: ADCIN3 low level threshold

### Table 177: Copmic\_S to Copmic\_E

Register Address	Bit	Туре	Label	Description
0xD0 CoPMIC_S	7:0	R	Reserved	Reserved for Co-PMIC
0xDF CoPMIC_E	7:0	R	Reserved	Reserved for Co-PMIC

### Table 178: CHG\_Co\_S to CHG\_Co\_E

Register Address	Bit	Туре	Label	Description
0xE0 CHG_Co_S	7:0	R	Reserved	Reserved for companion charger
0xFF CHG_Co_E	7:0	R	Reserved	Reserved for companion charger



## A.4 Register Page 2

Table 179: PAGE\_CON

Register Address	Bit	Туре	Label	Description
0x100	7	RW	REVERT	See register 0x00, Table 41
PAGE_CON	6	RW	WRITE_MODE	
	5:3	RW	Reserved	
	2:0	RW	REG_PAGE	

#### A.4.1 OTP

Table 180: OTP\_CONT

Register Address	Bit	Туре	Label	Description
0x101 OTP_CONT		R	GP_WRITE_DIS	O: Enables write access to GP_ID registers 1: GP_ID_0to GP_ID_9 registers are 'read only'
	6	R	OTP_CONF_LOCK	0: Registers 0x0A to 0x36 and 0x82 to 0xCF are not locked for OTP programming (only for evaluation samples)  1: OTP registers 0x0A to 0x36 and 0x82 to 0xCF are locked in OTP (set for all mass production parts, no further fusing possible)
	5 R 4 R 3 R/W	OTP_APPS_LOCK	0: Registers 0x104 to 0x117are not locked for OTP programming (only for evaluation samples) 1: OTP registers 0x104 to 0x117 are locked in OTP (set for all mass production parts, no further fusing possible)	
		R	OTP_GP_LOCK	0: Registers 0x120 to 0x134 are not locked for OTP programming 1: Registers 0x120 to 0x134 are locked in OTP (no further fusing possible if once fused with 1)
		R/W	PC_DONE	Asserted from PowerCommander SW after emulated OTP read has finished (control shared with Co-PMIC), automatically cleared when leaving emulated OTP read
2	R/W	OTP_APPS_RD	Reads on assertion application specific registers (0x104 to 0x117 and OTP_APPS_LOCK) from OTP	
	1 R	R/W	OTP_GP_RD	Reads on assertion device specific registers 0x120 to 0x134 (plus GP_WRITE_DIS and OTP_GP_LOCK) from OTP
	0	R/W	OTP_TIM	OTP read timing  0: normal read  1: marginal read (for OTP fuse verification)



### Table 181: OTP\_ADDR

Register Address	Bit	Туре	Label	Description
0x102 OTP_ADDR	7:0	R/W	OTP_ADDR	OTP Array address (shared with Companion ICs)

### Table 182: OTP\_DATA

Register Address	Bit	Туре	Label	Description
0x103 OTP_DATA	7:0	R/W	OTP_DATA	OTP read/write data (shared with Companion ICs) OTP_DATA written to OTP_ADDR selects the IC and accepts unlock sequence (1 + 3 bytes)

### A.4.2 Customer Trim and Configuration

### Table 183: T\_OFFSET

Register Address	Bit	Туре	Label	Description
0x104 T_OFFSET	7:0	R	T_OFFSET	10000000 – 01111111: signed two's complement calibration offset for junction temperature measurement (loaded from the OTP memory, must be programmed during production)

#### **Table 184: INTERFACE**

Register Address	Bit	Type Note 1	Label	Description
0x105 INTERFACE	7:4	R	IF_BASE_ADDR	4 MSB of 2-WIRE control interfaces base address  XXXX0000  10110100 = 0xB4 write address of HS 2-WIRE interface (page 0 and 1)  10110101 = 0xB5 read address of HS 2-WIRE interface (page 0 and 1)  10110110 = 0xB6 write address of HS 2-WIRE interface (page 2 and 3)  10110111 = 0xB7 read address of HS 2-WIRE interface (page 2 and 3)  Code '0000' is reserved for unprogrammed OTP (triggers start-up with hardware default interface address)
	3:0	R	Reserved	

Note 1 The interface configuration can be written/modified only for unmarked samples which do not have the control OTP\_APPS\_LOCK asserted/fused.

### Table 185: CONFIG\_A

Register Address	Bit	Type	Label	Description
0x106	7:4	R/W	Reserved	
CONFIG_A	3	R/W	IRQ_TYPE	nIRQ output is:  0: Active low 1: Active high (invert signal)
	2	R/W	PM_O_TYPE	nRESET, nIRQ output are:



Register Address	Bit	Туре	Label	Description
				0: Push-pull 1: Open drain (requires external pull-up resistor)
	1	R/W	PM_O_V	E_GPI_2, COMP1V2, nRESET, nIRQ are supplied from: 0: VDD_IO1 1: VDD_IO2
	0	R/W	PM_I_V	nONKEY, nOFF, nSHUTDOWN, SYS_EN, PWR_EN, PWR1_EN, KEEP_ACT, nVIB_BRAKE are supplied from:  0: VDDCORE 1: VDD_IO2

### Table 186: CONFIG\_B

Register Address	Bit	Туре	Label	Description
0x107	7	R/W	Reserved	
CONFIG_B	6:4	R/W	VDD_HYST_ADJ	Hysteresis adjust of VDD_FAULT comparator (VDD_FAULT_UPPER) in 50 mV steps
				000: 100 mV <b>001: 150 mV</b>
				 111: 450 mV
	3:0	R/W	VDD_FAULT_ADJ	Setting of VDD_FAULT_LOWER comparator in 50 mV steps
				0000: 2.50 V 0001: 2.55 V
				0110: 2.80 V
				1110: 3.20 V 1111: 3.25 V

### Table 187: CONFIG\_C

Register Address	Bit	Туре	Label	Description
0x108	7	R/W	BPERI_CLK_INV	BUCKPERI clock polarity
CONFIG_C				0: Normal 1: Inverted
	6	R/W	BIO_CLK_INV	BUCKIO clock polarity
				0: Normal 1: Inverted
	5	R/W	BMEM_CLK_INV	BUCKMEM clock polarity
				0: Normal 1: Inverted
	4	R/W	BPRO_CLK_INV	BUCKPRO clock polarity (should be configured opposite to BUCKMEM clock polarity)
				0: Normal 1: Inverted
	3	R/W	BCORE1_CLK_INV	BUCKCORE1 clock polarity (BUCKCORE2 always runs on opposite clock polarity)
				0: Normal 1: Inverted



Register Address	Bit	Туре	Label	Description
	2	R/W	BUCK_DISCHG	Enable active discharge of buck rails
	1:0	R/W	Reserved	

### Table 188: CONFIG\_D

Register Address	Bit	Туре	Label	Description
0x109	7	R/W	GP_FB3_TYPE	GP_FB3 output is:
CONFIG_D				0: Active low 1: Active high (invert signal)
	6	R/W	GP_FB2_TYPE	GP_FB2 output is:
				0: Active low (invert signal, push-pull for PWR_OK)  1: Active high (open drain for PWR_OK)
	5	R/W	FORCE_RESET	Asserts port nRESET in case of being set
	4	R/W	HS_IF_HSM	Enables continuous High Speed mode on HS 2-WIRE IF (no master code required)
	3	R/W	HS_IF_FMP	Selects fast-mode+ timings for HS 2-WIRE IF if asserted
	2	R/W	SYSTEM_EN_RD	During second OTP read control SYSTEM_EN is
				0: updated from OTP 1: not changed
	1	R/W	nIRQ_MODE	nIRQ will be asserted from events during POWERDOWN mode (and modes lower than ACTICE)
				<b>0: immediately</b> 1: after powering up to ACTIVE mode
	0	R/W	GPI_V	GPIs (not configured as Power Manager control inputs) and HS 2-WIRE IF are supplied from:  0: VDDCORE 1: VDD_IO2

### Table 189: CONFIG\_E

Register Address	Bit	Туре	Label	Description
0x10A CONFIG_E	7	R/W	PERI_SW_AUTO	Selects PERI_SW (during powering up): 0: configured from PERI_SW_CONF 1: enabled
	6	R/W	CORE_SW_AUTO	Selects CORE_SW (during powering up): 0: configured from CORE_SW_CONF 1: enabled
	5	R/W	BPERI_AUTO	Selects BUCKPERI (during powering up): 0: configured from BPERI_CONF 1: enabled
	4	R/W	BIO_AUTO	Selects BUCKIO (during powering up): 0: configured from BIO_CONF 1: enabled
	3	R/W	BMEM_AUTO	Selects BUCKMEM (during powering up): 0: configured from BMEM_CONF 1: enabled



Register Address	Bit	Туре	Label	Description
	2	R/W	BPRO_AUTO	Selects BUCKPRO (during powering up): 0: configured from BPRO_CONF 1: enabled
	1	R/W	BCORE2_AUTO	Selects BUCKCORE2 (during powering up): 0: configured from BCORE2_CONF 1: enabled
	0	R/W	BCORE1_AUTO	Selects BUCKCORE1 (during powering up): 0: configured from BCORE1_CONF 1: enabled

## Table 190: CONFIG\_F

Register Address	Bit	Туре	Label	Description
0x10B CONFIG_F	7	R/W	LDO11_BYP	0: LDO11 is configured for regulator mode 1: LDO11 bypass mode enabled
	6	R/W	LDO8_BYP	0: LDO8 is configured for regulator mode 1: LDO8 bypass mode enabled
	5	R/W	LDO7_BYP	0: LDO7 is configured for regulator mode 1: LDO7 bypass mode enabled
	4	R/W	Reserved	
	3	R/W	LDO3_BYP	0: LDO3 is configured for regulator mode 1: LDO3 bypass mode enabled
	2	R/W	LDO11_AUTO	Selects LDO11 (during powering up): 0: configured from LDO11_CONF 1: enabled
	1	R/W	Reserved	
	0	R/W	LDO9_AUTO	Selects LDO9 (during powering up): 0: configured from LDO9_CONF 1: enabled

## Table 191: CONFIG\_G

Register Address	Bit	Туре	Label	Description
0x10C CONFIG_G	7	R/W	LDO8_AUTO	Selects LDO8 (during powering up): 0: configured from LDO8_CONF 1: enabled
	6	R/W	LDO7_AUTO	Selects LDO7 (during powering up): 0: configured from LDO7_CONF 1: enabled
	5:3	R/W	Reserved	
	2	R/W	LDO3_AUTO	Selects LDO3 (during powering up): 0: configured from LDO3_CONF 1: enabled
	1:0	R/W	Reserved	



Table 192: CONFIG\_H

Register Address	Bit	Туре	Label	Description
0x10D CONFIG_H	7	R/W	BUCK_MERGE	Has to be set if the outputs of BUCKMEM and BUCKIO are merged towards a single coil; the control from BUCKIO registers is disabled
	6	R/W	BCORE1_OD	If set, BUCKCORE1 changes to full-current mode (double pass device and current limit)
	5	R/W	BCORE2_OD	If set, BUCKCORE2 changes to full-current mode (double pass device and current limit)
	4	4 R/W	BPRO_OD	If set, BUCKPRO changes to full-current mode (double pass device and current limit)
	3	R/W	BCORE_MERGE	Has to be set if the outputs of BUCKCORE1 and BUCKCORE2 are merged towards a dual phase buck; the control from BUCKCORE2 registers is disabled
	1	R/W	MERGE_SENSE	In case BUCKCORE is merged and configured for remote sensing the output capacitor voltage rail is routed to port:  0: GP_FB_2 (setting disables normal GP_FB_2 functionality)  1: CORE_SWS  Note: In case MERGE_SENSE is asserted all
				Bxxx_FB control settings 0bx1x are invalid
		1 R/W	LDO8_MODE	D: LDO mode (external capacitor required)     Signature (no external capacitor)
	0	R/W	PWM_CLK	0: 2.0 MHz (31.25 kHz repetition frequency) 1: 1.0 MHz (15.6 kHz repetition frequency)

## Table 193: CONFIG\_I

Register Address	Bit	Туре	Label	Description
0x10E CONFIG_I	7	R/W	LDO_SD	If asserted LDO3, 7, 8 and 11 will shut down after current limit was hit for more than 200 ms
	6	R/W	INT_SD_MODE	Shut down sequence from internal fault condition is:  0: Normal 1: Fast (skipping seq and dummy slot timers)
	5	R/W	HOST_SD_MODE	Shut down sequence from SHUTDOWN (register bit or port nSHUTDOWN) is:  0: Normal  1: Fast (skipping seq and dummy slot timers)
	4	R/W	KEY_SD_MODE	User triggered (nONKEY, GPIO14/15) shutdown sequence is:  0: Normal 1: PMU POR: triggers an instant disable of all regulators incl. LDOCORE (FAULTLOG registers remain unchanged). After leaving POR automatically the RESET_DURATION timer must expire before starting a power-up sequence.



Register Address	Bit	Туре	Label	Description
	3	R/W	GPI14_15_SD	0: Disables shutdown via parallel assertion of GPI14 and GPI15 1: Enables shutdown via GPI14 & GPI15
	2	R/W	nONKEY_SD	nONKEY is configured
				O: without shutdown via long press of nONKEY  1: with shutdown via long press of nONKEY
	1:0	R/W	nONKEY_PIN	nONKEY is configured to 00: Port mode 01: Key mode with key lock during SW triggered POWERDOWN mode 10: Key mode with key locked autonomous powering down (multi-functional key) 11: Key mode with autonomous powering down to partial or key locked full POWERDOWN mode (dedicated power key) Details: see Section 6.1.1

## Table 194: CONFIG\_J

Register Address	Bit	Туре	Label	Description
0x10F CONFIG_J	7	R/W	IF_RESET	Enables automatic reset of all control interfaces when port nSHUTDOWN is asserted
	6	R/W	TWOWIRE_TO	Enables automatic reset of 2-WIRE-IF in case of clock ceases to toggle for >19 ms
	5:4	R/W	RESET_DURATION	Power controller stays in RESET mode for minimum duration of 00: 20 ms 01: 100 ms 10: 500 ms 11: 1000 ms
	3:2	R/W	SHUT_DELAY	Long press time threshold for shutdown feature from nONKEY and GPIO14/15:  00: KEY_DELAY + 0 s 01: KEY_DELAY + 4 s 10: KEY_DELAY + 5 s 11: KEY_DELAY + 6 s
	1:0	R/W	KEY_DELAY	Long press threshold for nONKEY lock:  00: nONKEY_LOCK after 1 s  01: nONKEY_LOCK after 1.5 s  10: nONKEY_LOCK after 2 s  11: nONKEY_LOCK after 7 s

Note 1 This setting may trigger glidges on regulator outputs and disable the automatic RESET/POR of slave PMUs).

### Table 195: CONFIG\_K

Register Address	Bit	Туре	Label	Description
0x110 CONFIG_K	7	R/W	GPIO7_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)



Register Address	Bit	Туре	Label	Description
	6	R/W	GPIO6_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	5	R/W	GPIO5_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	4	R/W	GPIO4_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	3	R/W	GPIO3_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	2	R/W	GPIO2_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	1	R/W	GPIO1_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor) 1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	0	R/W	GPIO0_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor) 1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)



Table 196: CONFIG\_L

Register Address	Bit	Туре	Label	Description
0x111 CONFIG_L	7	R/W	GPIO15_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	6	R/W	GPIO14_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	5	R/W	GPIO13_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	4	R/W	GPIO12_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	3	R/W	GPIO11_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	2	R/W	GPIO10_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
	1			GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
		R/W	GPIO9_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	0	R/W	GPIO8_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
				GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)



### Table 197: CONFIG\_M

Register Address	Bit	Туре	Label	Description
0x112 CONFIG_M	7:4	R/W	OSC_FRQ	Offset for internal HF oscillator frequency 0x8: -10.67%
				0xF: -1.33% 0x0: 0.00% 0x1: 1.33%  0x7: 9.33%
	3:0	R/W	Reserved	

#### Table 198: Reserved

Register Address	Bit	Туре	Label	Description
0x113	7:0	R/W	Reserved	

### Table 199: MON\_REG\_1

Register Address	Bit	Туре	Label	Description
0x114 MON_REG_1	7:6	R/W	UVOV_DELAY	Range comparison is enabled after regulator enable:  00: immediately 01: with one measurement delay 10: with two measurements delay 11: with four measurements delay
	5:4	R/W	MON_MODE	Regulator monitor executes  00: Under-voltage/Over-voltage lockout with an E_REG_UVOV event (nIRQ assertion) and regulator shutdown from an output voltage being out of the selected range  01: Normal auto measurement with an E_REG_UVOV event (nIRQ assertion) from any finished auto measurement on A8, A9 and A10  10: Burst auto measurement with an E_REG_UVOV event (nIRQ assertion) generated after the time slot of A10 has been processed  11: reserved
	3	R/W	MON_DEB	0: Regulator monitor (A8, 9, 10): debouncing off 1: Regulator monitor (A8, 9, 10): debouncing on
	2	R/W	MON_RES	Control requires M_REG_UVOV = 1: 1: Enables assertion of nRESET from out-of-range detection Note: It is not recommended to assert this control inside OTP
	1:0	R/W	MON_THRES	Regulator Monitor Threshold  00: Approx = 25 %  01: Approx = 12.5 %  10: Approx = 6.25 %  11: Approx = 3.125 %



## Table 200: MON\_REG\_2

Register Address	Bit	Туре	Label	Description
0x115	7	R/W	LDO8_MON_EN	Enable LDO8 regulator monitoring
MON_REG_2	6	R/W	LDO7_MON_EN	Enable LDO7 regulator monitoring
	5:3	R/W	Reserved	
	2	R/W	LDO3_MON_EN	Enable LDO3 regulator monitoring
	1:0	R/W	Reserved	

### Table 201: MON\_REG\_3

Register Address	Bit	Туре	Label	Description
0x116	7:3	R/W	Reserved	
MON_REG_3	2	R/W	LDO11_MON_EN	Enable LDO11 regulator monitoring
	1	R/W	Reserved	
	0	R/W	LDO9_MON_EN	Enable LDO9 regulator monitoring

### Table 202: MON\_REG\_4

Register Address	Bit	Туре	Label	Description
0x117	7	R/W	BPERI_MON_EN	Enable BUCKPERI regulator monitoring
MON_REG_4	6	R/W	BMEM_MON_EN	Enable BUCKMEM regulator monitoring
	5	R/W	BIO_MON_EN	Enable BUCKIO regulator monitoring
	4	R/W	BPRO_MON_EN	Enable BUCKPRO regulator monitoring
	3	R/W	BCORE2_MON_EN	Enable BUCKCORE2 regulator monitoring
	2	R/W	BCORE1_MON_EN	Enable BUCKCORE1 regulator monitoring
	1:0	R/W	Reserved	

### Table 203: MON\_REG\_5

Register Address	Bit	Туре	Label	Description
0x11E	7	R	Reserved	
MON_REG_5	6:4	R	MON_A9_IDX	Latest measurement at channel A9 was: 000: none 001: BUCKIO 010: BUCKMEM 011: BUCKPERI > 011: reserved
	3	R	Reserved	
	2:0	R	MON_A8_IDX	Latest measurement at channel A8 was:  000: none 001: BUCKCORE1 010: BUCKCORE2 011: BUCKPRO 100: LDO3 101: Reserved 110: LDO11 > 110: reserved



### Table 204: MON\_REG\_6

Register Address	Bit	Туре	Label	Description
0x11F	7:3	R	Reserved	
MON_REG_6	2:0	R	MON_A10_IDX	Latest measurement at channel A10 was: 000: none 001: Reserved 010: LDO7 011: LDO8 100: LDO9 > 100: reserved

#### Table 205: Reserved

Register Address	Bit	Туре	Label	Description
0x120	7:0	R/W	Reserved	

#### Table 206: GP\_ID\_0

Register Address	Bit	Туре	Label	Description
0x121 GP_ID_0	7:0	R/W Note 1	GP_0	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### Table 207: GP\_ID\_1

Registe	er Address	Bit	Туре	Label	Description
_	x122	7:0	R/W	GP_1	Data from fuse array (OTP)
GP	_ID_1		Note 1		

Note 1 Write access can be disabled by OTP if required.

### Table 208: GP\_ID\_2

Register Address	Bit	Туре	Label	Description
0x123	7:0	R/W	GP_2	Data from fuse array (OTP)
GP_ID_2		Note 1		

Note 1 Write access can be disabled by OTP if required.

### Table 209: GP\_ID\_3

Register Address	Bit	Туре	Label	Description
0x124 GP_ID_3	7:0	R/W Note 1	GP_3	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

### Table 210: **GP\_ID\_4**

Register Address	Bit	Туре	Label	Description
0x125	7:0	R/W	GP_4	Data from fuse array (OTP)
GP_ID_4		Note 1		

**Note 1** Write access can be disabled by OTP if required.



### **Table 211: GP\_ID\_5**

Register Address	Bit	Туре	Label	Description
0x126	7:0	R/W	GP_5	Data from fuse array (OTP)
GP_ID_5		Note 1		

Note 1 Write access can be disabled by OTP if required.

### **Table 212: GP\_ID\_6**

Register Address	Bit	Туре	Label	Description
0x127 GP_ID_6	7:0	R/W Note 1	GP_6	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

### Table 213: GP\_ID\_7

Register Address	Bit	Туре	Label	Description
0x128 GP_ID_7	7:0	R/W Note 1	GP_7	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

### Table 214: GP\_ID\_8

Register Address	Bit	Туре	Label	Description
0x129 GP_ID_8	7:0	R/W Note 1	GP_8	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### **Table 215: GP\_ID\_9**

Register Address	Bit	Туре	Label	Description
0x12A GP ID 9	7:0	R/W Note 1	GP_9	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

### Table 216: GP\_ID\_10

Register Address	Bit	Туре	Label	Description
0x12B GP_ID_10	7:0	R/W	GP_10	Data from fuse array (OTP), no OTP reload after powering up from NO-POWER mode

### Table 217: GP\_ID\_11

Register Address	Bit	Туре	Label	Description
0x12C GP_ID_11	7:0	R/W	GP_11	Data from fuse array (OTP)

### Table 218: GP\_ID\_12

Register Address	Bit	Туре	Label	Description
0x12D GP_ID_12	7:0	R/W	GP_12	Data from fuse array (OTP)



### Table 219: GP\_ID\_13

Register Address	Bit	Туре	Label	Description
0x12E GP_ID_13	7:0	R/W	GP_13	Data from fuse array (OTP)

### Table 220: GP\_ID\_14

Register Address	Bit	Туре	Label	Description
0x12F GP_ID_14	7:0	R/W	GP_14	Data from fuse array (OTP)

## Table 221: GP\_ID\_15

Register Address	Bit	Туре	Label	Description
0x130 GP_ID_15	7:0	R/W	GP_15	Data from fuse array (OTP)

### Table 222: GP\_ID\_16

Register Address	Bit	Туре	Label	Description
0x131 GP_ID_16	7:0	R/W	GP_16	Data from fuse array (OTP)

## Table 223: GP\_ID\_17

Register Address	Bit	Туре	Label	Description
0x132 GP_ID_17	7:0	R/W	GP_17	Data from fuse array (OTP)

### Table 224: GP\_ID\_18

Register Address	Bit	Туре	Label	Description
0x133 GP_ID_18	7:0	R/W	GP_18	Data from fuse array (OTP)

### Table 225: GP\_ID\_19

Register Address	Bit	Туре	Label	Description
0x134 GP_ID_19	7:0	R/W	GP_19	Data from fuse array (OTP)

### Table 226: Copmic\_S to Copmic\_E

Register Address	Bit	Туре	Label	Description
0x140 CoPMIC_S	7:0	R	Reserved	Reserved for Co-PMIC
0x14F CoPMIC_E	7:0	R	Reserved	Reserved for Co-PMIC



### Table 227: CHG\_Co\_S to CHG\_Co\_E

Register Address	Bit	Туре	Label	Description
0x150 CHG_Co_S	7:0	R	Reserved	Reserved for companion charger
0x17F CHG_Co_E	7:0	R	Reserved	Reserved for companion charger



## A.5 Register Page 3

### Table 228: PAGE\_CON

Register Address	Bit	Туре	Label	Description
0x180	7	RW	REVERT	See register 0x00, Table 41
PAGE_CON	6	RW	WRITE_MODE	
	5:3	RW	Reserved	
	2:0	RW	REG_PAGE	

### Table 229: DEVICE\_ID

Register Address	Bit	Туре	Label	Description
0x181 DEVICE_ID	7:0	R	DEVICE_ID	Read back of chip ID

### Table 230: VARIANT\_ID

Register Address	Bit	Type	Label	Description
0x182 VARIANT_ID	7:4	R	MRC	Read back of mask revision code (MRC)
	3:0	R	VRC	Read back of package variant code (VRC)

### Table 231: CUSTOMER\_ID

Register Address	Bit	Туре	Label	Description
0x183 CUSTOMER_ID	7:0	R	CUSTOMER_ID	ID for customer and target application platform, written during production of variant

### Table 232: CONFIG\_ID

Register Address	Bit	Туре	Label	Description
0x184 CONFIG_ID	7:0	R	CONFIG_REV	ID for revision of OTP settings, written during production of variant  00000000 – OTP unprogrammed (RESERVED) > 00000000 – OTP configuration revision xxx

### Table 233: PMIC\_STATUS

Register Address	Bit	Туре	Label	Description
0x1A8	7	R	PC_DONE	Power Commander download complete
PMIC_STATUS	6:5	R/W	Reserved	
	4:0	R	STATUS	Decimal Decode:  03 = RESET (Shutdown)  28 = SYSTEM  25 = POWER  23 = POWER-DOWN  20 = POWER1  17 = ACTIVE



#### **Status Definitions**

Revision	Datasheet Status	Product Status	Definition
1. <n></n>	Target	Development	This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.
2. <n></n>	Preliminary	Qualification	This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.
3. <n></n>	Final	Production	This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.dialog-semiconductor.com.
4. <n></n>	Obsolete	Archived	This datasheet contains the specifications for discontinued products. The information is provided for reference only.

#### **Disclaimer**

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

This Dialog Semiconductor product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Dialog Semiconductor product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Dialog Semiconductor and its suppliers accept no liability for inclusion and/or use of Dialog Semiconductor products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of

© 2017 Dialog Semiconductor. All rights reserved.

#### **RoHS Compliance**

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

## **Contacting Dialog Semiconductor**

United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD Phone: +44 1793 757700

Germany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

The Netherlands

Dialog Semiconductor B.V. Phone: +31 73 640 8822

enquiry@diasemi.com

North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K. Phone: +81 3 5425 4567

Dialog Semiconductor Taiwan Phone: +886 281 786 222

Web site:

www.dialog-semiconductor.com

Dialog Semiconductor Singapore Phone: +65 64 8499 29

Hona Kona

Dialog Semiconductor Hong Kong Phone: +852 3769 5200

Dialog Semiconductor Korea Phone: +82 2 3469 8200

China (Shenzhen)

Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai)

Dialog Semiconductor China Phone: +86 21 5424 9058

**Datasheet** DA9063L 2v1 05-Apr-2017