




2. STEP DOWN TO 12V FROM LV PORT + LDO 10V




3. STEP DOWN TO 5.08V+ 3V3 LDO




1. VIN MANAGEMENT



4. LDO_5V




Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\... \Bias_voltages.SchDoc	Drawn By:




Title			
Size	Number	Revision	
A2			
Date:	18.07.2018	Sheet	of
File:	C:\Users\...DCDC_Hierarch_SchDoc	Sheet	of
		Drawn By:	


PORTS




MICRO_USB_ESD




Programming Pins










OPTOCOUPLERS










RS422/485 TRS WITH ESD PROTECTION



Title		
Size	Number	Revision
A4		
Date:	18.07.2018	Sheet of
File:	C:\Users\...\InterFaces.SchDoc	Drawn By:









Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...LM5170_ControlSchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...LM5170_ControlSchDoc	Drawn By:


PORTS




DIRECTION AND FAULT INDICATION




MCU




UVLO_A AND RST INDICATION






OUTPUT VOLTAGE MEASUREMENT




INPUT VOLTAGE MEASUREMENT



MCU POWER




UVLO_B AND UVLO_C Indication




Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\... \MCU_SchDoc	Drawn By:

HV PORT FILTER




Title		
Size	Number	Revision
A4		
Date:	18.07.2018	Sheet of
File:	C:\Users\...\Output_Filter.SchDoc	Drawn By:

Power Stage



Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...Power_Stage.SchDoc	Drawn By:

Power Stage




SHUNT RESISTOR

HIGH SIDE GATE DRIVER

LOW SIDE GATE DRIVER


Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...Power_Stage.SchDoc	Drawn By:

Power Stage



Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...Power_Stage.SchDoc	Drawn By:


Power Stage



Input Capacitance = 460 uF


Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...Power_Stage.SchDoc	Drawn By:

Power Stage




Title		
Size	Number	Revision
A3		
Date:	18.07.2018	Sheet of
File:	C:\Users\...Power_Stage.SchDoc	Drawn By:

Power Stage




Input Capacitance = 460 uF

Title		
Size A3	Number	Revision
Date: 18.07.2018	Sheet of	Drawn By:
File: C:\Users\...Power_Stage.SchDoc		





Title		
Size A4	Number	Revision
Date: 18.07.2018	Sheet of	
File: C:\Users\...\TEMP_protection.SchDoc	Drawn By:	

PORTS



BOOST MODE TYPE II COMPENSATION/ VOLTAGE FEEDBACK



Title		
Size A4	Number	Revision
Date: 18.07.2018	Sheet of	
File: C:\Users\...\Voltage_control.SchDoc	Drawn By:	