



CHARGER V15	
1. REVISION	2.2
2. DATE	06/06/2022
3. AUTHOR	Ignacio Diz Castro
4. APPROVED BY	

TABLE OF CONTENTS	
01	POWER IN
02	POWER
03	CHARGE PORTS A
04	CHARGE PORTS B
05	LED PORTS
06	MCU
07	ESP32
08	CONNECTORS
AN1, AN2	POWER TREE, HSI


REVISION HISTORY		
REVISION	DATE	DESCRIPTION
v1.1	08/02/2023	Added 1x SMAJ20CA for each Battery Connection Pad
v1.1	08/02/2023	Modified all voltage divider factors (V CHANNEL[5:1] and I CHANNEL [5:1])
v1.1	08/02/2023	Current Shunt Resistors From 0.1R to 0.05R
v1.2	08/02/2023	Revoved CH2:5 Buck Converters
v1.2	08/02/2023	Added Blocking Diode After All Channel P-MOS
v1.3	14/02/2023	Charging Ports P-MOSFETs, New Part Number DMP2123L-7, 20V 3A
v1.4	14/02/2023	Reduced VGS diviger for All 5x DMP2123L downto 5.4V
v1.5	14/02/2023	Modified VGS divider for Q2
v1.6	23/05/2023	Added Depletion Mode NMOS for Constant Current Regulation
v1.6	24/05/2023	PMOS Load Switch Q25, Q26, Q27, Q28, Q29 replaced by IRF7416TRPBF
v1.6	24/05/2023	PMOS Load Switch Q25, Q26, Q27, Q28, Q29 replaced by IRF7416TRPBF
v1.6	24/05/2023	Placed U20 5A Converter with TPS54541
v1.7	24/05/2023	Placed ESP32 and ARM Programming Connectors
v1.7	24/05/2023	Revoved Window Comparator Circuitry for DC-Input
v1.7	24/05/2023	Charging Ports P-MOS VGS Divider 'R1' changed to 7.68K For VGS 4.9V @19V
v1.7	24/05/2023	Q2 P-MOS VGS Divider 'R1' changed to 34K For VGS 10V @24V
v1.7	24/05/2023	Changed VPSU Voltage Divider Factor due to ADC Impedance Issues
v1.7	24/05/2023	Changed Channel Voltage Divider Factor due to ADC Impedance Issues
v1.7	24/05/2023	Added Voltage Sensing for 19V PSU at P014, G1_SW moved to P409
v1.8	26/05/2023	Fixed Schematic Off-Grids
v1.8	26/05/2023	Added 2X 100uF Bulk Capacitance After Q2 50PEV100M10X10
v1.9	27/05/2023	Added C77 for Q2 Inrush Control
v1.9	27/05/2023	Added Serial Resistors to UART0 nd UART2 (MS)
v2.0	27/05/2023	Added 0R Labyrinth for MS UART selection between MCU and ESP32
v2.1	28/05/2023	Removed C75 100uF, Inserted Power On Switch MS Connection Pads

Title:	001- COVER SHEET.SchDoc
Project:	CHARGER-V15
Author:	Ignacio Diz Castro
Date:	22/02/2023
File:	C:\Users\Ignacio\Documents\EUTIMIO\CHARGER-V15\001- COVER SHEET.SchDoc



POWER IN

Fit If Master Board






Title:	011- POWER IN.SchDoc
Project:	CHARGER-VIS
Author:	Ignacio Du Casco
Date:	22/02/2023
File:	C:\Users\Public\Documents\CHARGER-VIS_SchDoc\011- POWER IN.SchDoc



Rev:	.
Size:	A3
Sheet:	2 of 11







POWER



Title:	02]- POWER SchDoc
Project:	CHARGER-VIS
Author:	Ignacio Díaz Casado
Date:	22/02/2023
Rev:	1.5
Size:	A3
Sheet:	3 of 11
File:	C:\Users\Ignacio\Documents\CHARGER-VIS\02]- POWER SchDoc



CHARGE PORTS A







Layout Note:
Route SHUNT Resistors in Kelvin Connection

Title:	03]- CHARGE PORTS A.SchDoc
Project:	CHARGER-VIS Rev. 1.5
Author:	Ignacio Du Casco Size: A3
Date:	22/02/2023 Sheet 4 of 11
File:	C:\Users\Ignacio\Documents\03]- CHARGE PORTS A.SchDoc


















CHARGE PORTS B



Title:	[04]- CHARGE PORTS B.SchDoc
Project:	CHARGER-VIS Rev. 1.5
Author:	Ignacio Díaz Casado Size: A3
Date:	22/02/2023 Sheet 5 of 11
File:	C:\Users\Ignacio\Documents\CHARGER-VIS\04- CHARGE PORTS B.SchDoc










LED PORTS



Title:	[05]- LED PORTS.SchDoc
Project:	CHARGER-VIS
Author:	Ignacio Du Casco
Date:	22/02/2023
Rev:	
Size:	A3
Sheet:	6 of 11
File:	C:\Users\Ignacio\Documents\CHARGER-VIS\05- LED PORTS.SchDoc



MCU




Title:	[06]-MCU_SchDoc
Project:	CHARGER-VIS
Author:	Ignacio Dru Casco
Date:	22/02/2023
Rev:	
Size:	A3
Sheet:	7 of 11



ESP32

Fit if Master Board




CONNECTORS


DC Power Input




Board 2 Board Interconn




Master-Slave Configuration




LED Panel Connector




ESP32 Flash Connector



ARM JTAG Connector



POWER TREE



Title:	[ANT]-POWER TREE.SchDoc		
Project:	CHARGER-VIS	Rev:	.
Author:	Ignacio Díaz Casado	Size:	A3
Date:	22/02/2023	Sheet:	10 of 11
File:	C:\Users\Public\Documents\CHARGER-VIS\ANT\POWER TREE.SchDoc		




HARDWARE - SOFTWARE INTERFACE

R7FA2A1AB3CFM#AA0

Pin Number	Name	Alternative Function	Description	Use	End Application
1	P400	P400	Digital Input, IRQ Capable	GPIO / IN	RFU
2	P401	P401	Digital Output	GPIO / OUT	LED_B5 SW
3	P402	P402	Digital Output	GPIO / OUT	LED_O5 SW
4	P403	P403	Digital Output	GPIO / OUT	LED_B5 SW
5	VCL	POWER	POWER	PWR	
6	P215	P215	Digital Input Only	GPIO / IN	RFU
7	P214	P214	Digital Input Only	GPIO / IN	RFU
8	VSS	POWER	POWER	PWR	
9	P213	XTAL	12 Mhz Quartz External	OSC	XTAL
10	P212	EXTAL	12 Mhz Quartz External	OSC	XTAL
11	VCC	POWER	POWER	PWR	
12	P411	P411	Digital Output	GPIO / OUT	LED_B4 SW
13	P410	P410 / SS2	Digital Output	GPIO / OUT	LED_O4 SW
14	P409	I2C0_SCL	I2C0 SCL N-CH Open Drain	I2C0_SCL	I2C0_SCL
15	P408	I2C0_SDA	I2C0 SDA N-CH Open Drain	I2C0_SDA	I2C0_SDA
16	P407	P407	Digital Output	GPIO / OUT	LED_B4 SW
17	VSS_USB	POWER	POWER	PWR	
18	P915	P915	Digital Output	GPIO / OUT	LED_B3 SW
19	P914	P914	Digital Output	GPIO / OUT	LED_O3 SW
20	VCC_USB	POWER	POWER	PWR	
21	VCC_USB_LDO	POWER	POWER	PWR	
22	P206	P206	Digital Output	GPIO / OUT	LED_R3 SW
23	P205	SCIO_TXD	UART0 TX	UART0_TX	UART0_TX
24	P204	SCIO_RXD	UART0 RX	UART0_RX	UART0_RX
25	RESET	RESET	RESET	RESET	RESET
26	P201	P201	Digital Output	GPIO / OUT	LED_R2 SW
27	P200	P200	Digital Input Only NM	GPIO / IN	RFU
28	P304	SPID_MISO	SPID MISO	SPID_MISO	SPID_MISO
29	P303	SPID_MOSI	SPID MOSI	SPID_MOSI	SPID_MOSI
30	P302	P302	Digital Output	GPIO / OUT	LED_O2 SW
31	P301	P301	Digital Output	GPIO / OUT	LED_R2 SW
32	P300	SWCLK	DEBUG	DEBUG	SWCLK
33	P108	SWDIO	DEBUG	DEBUG	SWDIO
34	P110	SPID_BSPCK	SPID BSPCK	SPID_SCK	SPID_SCK
35	P111	SPID	Digital Output	GPIO / OUT	LED_B1 SW
36	P112	SPID_SSIO	SPID SSIO	SPID_SSO	SPID_SSO
37	ADREG	POWER	POWER	PWR	
38	VREF_SBIA5	POWER	POWER	PWR	
39	AVCC1	POWER	POWER	PWR	
40	AVSS1	POWER	POWER	PWR	
41	P107	AN23	ADC Input 23	Port 1 Voltage	Port 1 Voltage
42	P106	AN22	ADC Input 22	Port 2 Voltage	Port 2 Voltage
43	P105	AN21	ADC Input 21	Port 3 Voltage	Port 3 Voltage
44	P104	AN20	ADC Input 20	Port 4 Voltage	Port 4 Voltage
45	P103	AN19	ADC Input 19	Port 5 Voltage	Port 5 Voltage
46	P102	AN18	ADC Input 18	PSU Voltage	PSU Voltage
47	P101	SCIP_RXD	UART9 RX	UART9_RX	UART9_RX
48	P100	SCIP_TXD	UART9 TX	UART9_TX	UART9_TX
49	P500	AN00	ADC Input 0	Port 1 Current	Port 1 Current
50	P501	AN01	ADC Input 1	Port 2 Current	Port 2 Current
51	P502	AN02	ADC Input 2	Port 3 Current	Port 3 Current
52	R015	AN03	ADC Input 3	Port 4 Current	Port 4 Current
53	R014	R014	Digital Output	GPIO / OUT	LED_O1 SW
54	R013	R013	Digital Output	GPIO / OUT	LED_R1 SW
55	R012	AN08	ADC Input 8	Port 5 Current	Port 5 Current
56	AVCC0	POWER	POWER	PWR	
57	AVSS0	POWER	POWER	PWR	
58	VREFLO	POWER	POWER	PWR	
59	VREFHO	POWER	POWER	PWR	
60	R003	R003	Digital Output	GPIO / OUT	Port 1 Switch
61	R002	R002	Digital Output	GPIO / OUT	Port 2 Switch
62	R001	R001	Digital Output	GPIO / OUT	Port 3 Switch
63	R000	R000	Digital Output	GPIO / OUT	Port 4 Switch
64	P109	P109	Digital Output	GPIO / OUT	Port 5 Switch

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0,010mm	3.5	
SIGNAL	1	[L1] - TOP LAYER	CF-004	0,035mm	
	Dielectric 1	PP-006	0,175mm	4.1	
PLANE	2	[L2] - GND	CF-004	0,035mm	
	Core	FR-4	1,130mm	4.8	
SIGNAL	3	[L3] - POWER	CF-004	0,035mm	
	Dielectric 2	PP-006	0,175mm	4.1	
SIGNAL	4	[L4] - BOTTOM LAYER	CF-004	0,035mm	
	Bottom Solder	Solder Resist	0,010mm	3.5	
	Bottom Overlay				
Total board thickness:			1,640mm		

Minimum Clearance: 0.20mm Minimum Drill: 0.25mm Minimum Trace Width: 0.2mm



Board Stack Report