

Hello Eleven,

This is a good question and I had to track to down the systems engineer who defined the device for clarification on how these functions worked.

Think of the peak current limit (PCL) comparator and the over power protection comparator being sensed off the CS pin. The PCL is a cycle by cycle current limit that is required for peak current mode control. The OPP if tripped longer than 160 ms will cause the device to stop switching and VDD UVLO cycle between $V_{VDD(OFF)}$ and $V_{VDD(ON)}$. Please refer to figure 1 and 35 below for details.





Figure 35. Timing Diagram of OPP

