



By detecting the voltage abnormality.

How much time the RESET signal is asserted?

Figure 24. SVS-1 Timing Diagram