
Hello Jean

- 1. The power dissipation of the IC will change based on the FETs gate charge and switching frequency that is used. The following Vgs curve vs Qg is from the STN2HN2HNK60 data sheet.
 - a. This curve is required to calcite the IC power disipation.



The UCC28710's gate DRV is limited to 16V, Vgs(max) = 16 V.

		, , , , ,								
DRIVERS										
I _{DRS}	DRV source current	V _{DRV} = 8 V, V _{VDD} = 9 V	20	25		mA				
R _{DRVLS}	DRV low-side drive resistance	I _{DRV} = 10 mA		6	12	Ω				
V _{DRCL}	DRV clamp voltage	V _{VDD} = 35 V		14	16	V				
R _{DRVSS}	DRV pull-down in start state		150	190	230	kΩ				

Pgate = 2*Qg*fswmax=2*10nC*100kHz=3.2mW.

PIC = Pgate + VDD*Irun = 3.2 mW + 20V*2.65mA = 55mW

BIAS SUPPLY INPUT								
I _{RUN}	Supply current, run	I _{DRV} = 0, run state		2.00	2.65	mA		

- 2 You are correct Dmag = 1 Dmax –Fmax*Tr/2
 - a. The app note did not make the correction for Tr
- 3 The turns ratio of the aux winding to secondary winding should be Np/Na ≈ (Vdd(off)+Vd)/(Vout_min+Vd), Vd is a diode drop.
- 4 To calculate the peak aux current use the following formula.
 - a. I Aux Peak = I Primary Peak*Np/Na
 - b. Vin/Vout=Np/Ns=Iout/Iin