



# Intel Agilex<sup>®</sup> 7 Power Management User Guide



**Online Version**



**Send Feedback**

**683373**

**UG-20215**

**2023.07.17**

## Contents

---

<b>1. Intel Agilex® 7 Power Management Overview.....</b>	<b>4</b>
1.1. Power System Design Phases.....	4
1.1.1. Choosing a Power Tree.....	4
1.1.2. Power Estimation.....	4
1.1.3. Power Optimization.....	4
1.1.4. Power Generation.....	5
1.2. Power Supplies.....	5
<b>2. Intel Agilex 7 Power Basics.....</b>	<b>6</b>
2.1. Power Consumption.....	6
2.2. Power Estimation Basics.....	6
2.3. Intel FPGA Power and Thermal Calculator.....	8
2.4. Power Analyzer.....	8
<b>3. Intel Agilex 7 Power and I/O State Sequencing.....</b>	<b>9</b>
3.1. Overview.....	9
3.2. Power-Up Sequence Requirements.....	9
3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing.....	13
3.3. Power-Down Sequence Requirements for Intel Agilex 7 Devices with E-Tile.....	14
3.4. Floating Voltage.....	14
3.5. Power-On Reset.....	15
3.5.1. Power Supplies Monitored by the POR Circuitry.....	16
<b>4. Intel Agilex 7 Sensor Monitoring System.....</b>	<b>18</b>
4.1. Voltage Monitoring System.....	18
4.1.1. Voltage Sensor Transfer Function.....	19
4.2. Temperature Monitoring System.....	19
4.2.1. Local Temperature Sensor.....	20
4.2.2. Remote Temperature Sensing Diode.....	21
4.2.3. Temperature Sensor Locations.....	21
4.2.4. Retrieving Local Temperature Sensor Reading.....	26
4.2.5. Temperature Sensor Error Codes.....	27
4.3. Sensors Design Considerations.....	28
4.3.1. Voltage Monitor Design Guidelines.....	28
4.3.2. Temperature Monitor Design Guidelines.....	28
4.3.3. Transceiver Tile Local Temperature Sensor Design Guidelines.....	29
4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex 7 Remote TSD.....	29
4.3.5. Guidelines: Reading the R-Tile Local Temperature Sensor.....	29
4.4. Temperature Reading Design Example.....	30
4.4.1. Directory Structure.....	30
4.4.2. Hardware and Software Requirements .....	30
4.4.3. Temperature Reading Design Example Description.....	31
4.4.4. Using the Temperature Reading Design Example .....	32
4.4.5. Verifying the Interaction between the Design Example and the Mailbox Client with Avalon Streaming Interface IP.....	36

<b>5. Intel Agilex 7 Power Optimization Techniques and Features.....</b>	<b>39</b>
5.1. SmartVID Standard Power Devices.....	39
5.1.1. SmartVID Feature Implementation in Intel Agilex 7 Devices.....	40
5.1.2. SDM Power Manager.....	41
5.1.3. Temperature Compensation.....	51
5.1.4. Intel Agilex 7 Power Management and VID Implementation Guide.....	51
5.2. DSP and M20K Power Gating.....	55
5.3. Clock Gating.....	56
5.4. Power Sense Line.....	56
5.5. Power Optimization Techniques in the Intel Quartus Prime Software.....	57
<b>6. Document Revision History for the Intel Agilex 7 Power Management User Guide.....</b>	<b>58</b>

## 1. Intel Agilex<sup>®</sup> 7 Power Management Overview

---

The Intel Agilex<sup>®</sup> 7 devices offer smart voltage identification (SmartVID) standard power devices in all speed grades. Fixed-voltage devices are also available, but only in –4 speed grade. All SmartVID standard power devices must be driven by the Power Management BUS (PMBus<sup>\*</sup>)-compliant voltage regulator, operating either in the PMBus master or PMBus slave mode.

This user guide describes the power-optimizing features of the Intel Agilex 7 devices, and the power-up and power-down sequencing requirements for the Intel Agilex 7 devices.

### 1.1. Power System Design Phases

Power system design is done in the following logical phases.

#### 1.1.1. Choosing a Power Tree

A power tree topology is chosen based on the requirements of your device.

The requirements of the power supply may not yet be known, but you can access the supply voltage and connection requirements from the *Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series*.

##### Related Information

[Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series](#)

Provides more information about the supply voltage and connection guidelines of each pin for F-Series and I-Series FPGAs.

#### 1.1.2. Power Estimation

The amount of electrical power required by the various device power supplies is estimated using the Intel<sup>®</sup> FPGA Power and Thermal Calculator tool and the Power Analyzer tool.

As the design evolves to the final configuration, the quality and type of information available improve and the estimation becomes more accurate.

##### Related Information

[Intel FPGA Power and Thermal Calculator User Guide](#)

#### 1.1.3. Power Optimization

The device configuration can be optimized to reduce power.

This step involves the Intel Quartus® Prime software power optimization wizard, the SmartVID feature (available in all Intel Agilex 7 devices except for –4F speed grade), system cooling decisions, and dynamic workload management strategies. This phase may occur several times during the evolution of the system and device design.

#### **1.1.4. Power Generation**

Voltage regulator modules (VRMs) are selected based on the power tree and electrical power estimates. VRM selection is critical to producing high-quality power systems with the minimum number and cost of bypass elements.

### **1.2. Power Supplies**

For more information about the supported power supplies and the nominal voltages, refer to the device data sheet.

#### **Related Information**

- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series](#)  
Provides more information about the supported power supplies and the nominal voltages for F-Series and I-Series FPGAs.
- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: M-Series](#)  
Provides more information about the supported power supplies and the nominal voltages for M-Series FPGAs.

## 2. Intel Agilex 7 Power Basics

---

### 2.1. Power Consumption

The total power consumption of the Intel Agilex 7 device consists of the following components:

- Static power—the power that the configured device consumes when powered up but no user clocks are operating, excluding DC bias power of analog blocks, such as I/O and transceiver analog circuitry.
- Dynamic power—the additional power consumption of the device due to signal activity or toggling. Dynamic power is dependent on the operating frequency of your design, applied voltage, and load capacitance, which depends on design connectivity.
- Standby power—the component of active power that is independent of signal activity or toggling. Standby power includes, but is not limited to, I/O and transceiver DC bias power.

Intel Agilex 7 devices minimize static and dynamic power using advanced process optimizations. These optimizations allow Intel Agilex 7 designs to meet specific performance requirements with the lowest possible power.

### 2.2. Power Estimation Basics


The Intel power analysis features, including the Intel FPGA Power and Thermal Calculator tool and the Intel Quartus Prime software Power Analyzer, give you the ability to estimate power consumption from early design concept through design implementation, as shown in the following figure.

As you provide more details about your design characteristics, estimation accuracy is improved. Intel recommends that you switch from the Intel FPGA Power and Thermal Calculator to the Power Analyzer in the Intel Quartus Prime software once your design is available. The Power Analyzer produces more accurate results because it has more detailed information about your design, including routing and configuration information about all the resources in your design.

The accuracy of the power model is determined on a per-power-rail basis for both the Power Analyzer and the Intel FPGA Power and Thermal Calculator. For most designs, the Power Analyzer and the Intel FPGA Power and Thermal Calculator have the following accuracies, with final power models:

- Power Analyzer—within 10% of silicon for the majority of power rails and the highest power rails, assuming accurate inputs and toggle rates.
- Intel FPGA Power and Thermal Calculator—within 15% of silicon for the majority of power rails and the highest power rails, assuming accurate inputs and toggle rates. Recommended margins are shown in the **Report** tab, only after device power model status is final.

**Figure 1. Power Analysis from Design Concept Through Design Implementation**



**Table 1. Comparison of Intel FPGA Power and Thermal Calculator and Intel Quartus Prime Power Analyzer Capabilities**

Characteristic	Intel FPGA Power and Thermal Calculator	Intel Quartus Prime Power Analyzer
When to use	Any time <i>Note:</i> For post-fit power analysis, you get better results with the Intel Quartus Prime Power Analyzer.	Post-fit
Software requirements	<ul style="list-style-type: none"> <li>The Intel Quartus Prime software</li> <li>The Intel FPGA Power and Thermal Calculator                             <ul style="list-style-type: none"> <li>Available in a standalone version which offers the same features as the Intel FPGA Power and Thermal Calculator version integrated within the Intel Quartus Prime software</li> </ul> </li> </ul>	The Intel Quartus Prime software
Accuracy	Medium	Medium to very high
Data inputs	<ul style="list-style-type: none"> <li>Resource usage estimates</li> <li>Clock requirements</li> <li>Environmental conditions</li> <li>Toggle rates</li> </ul>	<ul style="list-style-type: none"> <li>Post-fit design</li> <li>Clock requirements</li> <li>Signal activity defaults</li> <li>Environmental conditions</li> <li>Register transfer level (RTL) simulation results (optional)</li> <li>Post-fit simulation results (optional)</li> <li>Signal activities per node or entity (optional)</li> </ul>
Data outputs	<ul style="list-style-type: none"> <li>Total thermal power dissipation</li> <li>Thermal static power</li> <li>Thermal dynamic power</li> <li>Off-chip power dissipation</li> <li>Current drawn from voltage supplies</li> </ul>	<ul style="list-style-type: none"> <li>Total thermal power dissipation</li> <li>Thermal static power</li> <li>Thermal dynamic power</li> <li>Thermal I/O power</li> <li>Thermal power by design hierarchy</li> <li>Thermal power by block type</li> <li>Thermal power dissipation by clock domain</li> <li>Off-chip (non-thermal) power dissipation</li> <li>Current drawn from voltage supplies</li> </ul>

## 2.3. Intel FPGA Power and Thermal Calculator

The Intel FPGA Power and Thermal Calculator results for Intel Agilex 7 devices are based on preliminary simulated data.

The Intel FPGA Power and Thermal Calculator for Intel Agilex 7 devices provides a current and power estimate based on various conditions such as room temperature and nominal voltage.

The Intel FPGA Power and Thermal Calculator calculations are estimates only and shall not be construed as a specification or a guarantee of any kind. The actual currents must be verified during device operation, as this measurement is sensitive to the design implemented in the device and the environmental operating conditions.

### Related Information

- [Intel FPGA Power and Thermal Calculator User Guide](#)
- [Intel FPGA Power and Thermal Calculator Standalone](#)  
Provides standalone Intel FPGA Power and Thermal Calculator tool. This standalone version is available for download from the Intel Download Center for FPGA page under the Additional Software tab.

## 2.4. Power Analyzer

The Intel Quartus Prime Power Analyzer allows you to estimate power consumption for a post-fit design.

To estimate power consumption before you compile the design, use the Intel FPGA Power and Thermal Calculator.

### Related Information

[Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization](#)



## 3. Intel Agilex 7 Power and I/O State Sequencing

---

### 3.1. Overview

The Intel Agilex 7 devices require a specific power sequence.

This section describes several power management options and discusses proper I/O management during device power up and power down. Design your power supply solution to properly control the complete power sequence. The requirements in this section must be followed to prevent unpredictable current draw to the FPGA device, which can potentially impact the I/O functionality.

**Table 2. Power Rails Status for Intel Agilex 7 Devices**

Tile	Status
E-Tile	Final
P-Tile	Final
F-Tile	Preliminary
R-Tile	Preliminary

The following descriptors designate the status level currently applicable to the relevant variant:


- Preliminary: Information in this document is **subject to change**. Intended for pre-production development, for production designs use with caution.
- Final: Information in this document is intended for use in **production design**.

### 3.2. Power-Up Sequence Requirements

The power rails in the Intel Agilex 7 devices are divided into three groups.


The following figure shows the voltage groups of the Intel Agilex 7 F-Series and I-Series devices and their required power-up sequence.

**Figure 2. Power-Up Sequence for the Intel Agilex 7 F-Series and I-Series Devices**



The following figure shows the voltage groups of the Intel Agilex 7 M-Series devices and their required power-up sequence.

**Figure 3. Power-Up Sequence for the Intel Agilex 7 M-Series Devices**



**Note:**  $V_{CCBAT}$  is not in any of the groups below.  $V_{CCBAT}$  does not have any sequence requirements.  $V_{CCBAT}$  holds the content of the security keys.

For more information about the  $V_{CCBAT}$  connection guidelines and power supply sharing guidelines, refer to the *Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series*.

**Table 3. Voltage Rails Group for the Intel Agilex 7 F-Series and I-Series Devices**

Power Group	FPGA Core and Hard Processor System (HPS)	Additional Voltage Rails			
		E-Tile	P-Tile	F-Tile	R-Tile
Group 1	$V_{CC}$ $V_{CCP}$ $V_{CCH}$ $V_{CCL\_SDM}$ $V_{CCH\_SDM}$ $V_{CCPLLDIG\_SDM}$ $V_{CCL\_HPS}$ $V_{CCPLLDIG\_HPS}$	$V_{CCRT\_GXE}$ $V_{CC\_HSSI\_GXE}^{(1)}$ $V_{CCRTPLL\_GXE}$	$V_{CC\_HSSI\_GXP}$ $V_{CCRT\_GXP}$ $V_{CCFUSE\_GXP}$	$V_{CC\_HSSI\_GXF}$ $V_{CCERT\_FGT\_GXF}$ $V_{CCERT1\_FHT\_GXF}$ $V_{CCERT2\_FHT\_GXF}$	$V_{CC\_HSSI\_GXR}$ $V_{CCE\_PLL\_GXR}$ $V_{CCE\_DTS\_GXR}$ $V_{CCRT\_GXR}$
Group 2	$V_{CCPT}$ $V_{CCPLL\_SDM}$ $V_{CCADC}$ $V_{CCPLL\_HPS}$	$V_{CCH\_GXE}^{(1)}$ $V_{CCCLK\_GXE}^{(1)}$	$V_{CCH\_GXP}$ $V_{CCCLK\_GXP}$	$V_{CCFUSECORE\_GXF}$ $V_{CCFUSEWR\_GXF}$ $V_{CCCLK\_GXF}$ $V_{CCH\_FGT\_GXF}$ $V_{CCEHT\_FHT\_GXF}$	$V_{CCED\_GXR}$ $V_{CCCLK\_GXR}$ $V_{CCH\_FUSE\_GXR}$ $V_{CCH\_GXR}$
Group 3	$V_{CCA\_PLL}^{(2)}$ $V_{CCRCORE}^{(2)}$ $V_{CCIO\_PIO\_SDM}$ $V_{CCIO\_PIO}$ $V_{CCFUSEWR\_SDM}$ $V_{CCIO\_SDM}$ $V_{CCIO\_HPS}$	—	—	—	—

All power rails in Group 1 must ramp up (in any order) to a minimum of 90% of their respective nominal voltage before the power rails from Group 2 can start ramping up. The power rails within Group 2 can ramp up in any order after the last power rail in Group 1 ramps to the minimum threshold of 90% of its nominal voltage. All power rails in Group 2 must ramp to a minimum threshold of 90% of their nominal value before the Group 3 power rails can start ramping up. The power rails within Group 3 can ramp up in any order after the last power rail in Group 2 ramps up to a minimum threshold of 90% of their full value. For more information, refer to the *Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series*.

For Intel Agilex 7 devices, there is no power-down sequence requirement, except for Intel Agilex 7 devices with E-tile.

(1) For Intel Agilex 7 devices with E-tile, these voltage rails must follow the power-down sequence. For more information, refer to the *Power-Down Sequence for the Intel Agilex 7 Devices with E-Tile* figure.

(2) For Intel Agilex 7 production devices and ES (except 2486A package) devices,  $V_{CCA\_PLL}$  and  $V_{CCRCORE}$  are part of power Group 3. For Intel Agilex 7 ES (2486A package) devices,  $V_{CCA\_PLL}$  and  $V_{CCRCORE}$  are part of power Group 2.

For Intel Agilex 7 devices without E-tile, Intel recommends that you reverse the power-up sequence when you power down your device to ensure lowest current draw on each voltage supply.

**Table 4. Voltage Rails Group for the Intel Agilex 7 M-Series Devices**

Group 1	Group 2	Group 3a	Group 3b
<ul style="list-style-type: none"> <li>VCC</li> <li>VCCP</li> <li>VCCL_SDM</li> <li>VCCH_SDM</li> <li>VCCH</li> <li>VCCPLLDIG_SDM</li> <li>VCCL_HPS</li> <li>VCCPLLDIG_HPS</li> <li>VCCLPLL_NOC</li> <li>VCCPLLDIG_NOC</li> </ul>	F-Tile: <ul style="list-style-type: none"> <li>VCCEHT_FHT_GXF</li> </ul>	<ul style="list-style-type: none"> <li>VCCFUSEWR_SDM</li> <li>VCCIO_SDM</li> <li>VCCIO_HPS</li> <li>VCCPT</li> <li>VCCPLL_NOC</li> <li>VCCIO_NOC</li> <li>VCCPLL_SDM</li> <li>VCCADC</li> <li>VCCPLL_HPS</li> </ul>	<ul style="list-style-type: none"> <li>VCCIO_PIO</li> <li>VCCN_PIO_SDM</li> <li>VCCRCORE</li> <li>VCCIO_UIB</li> </ul>
F-Tile: <ul style="list-style-type: none"> <li>VCC_HSSI_GXF</li> <li>VCCFUSECORE_GXF</li> <li>VCCERT_FGT_GXF</li> <li>VCCERT1_FHT_GXF</li> <li>VCCERT2_FHT_GXF</li> <li>VCCFUSEWR_GXF</li> </ul>		F-Tile: <ul style="list-style-type: none"> <li>VCCCLK_GXF</li> <li>VCCH_FGT_GXF</li> </ul>	
R-Tile: <ul style="list-style-type: none"> <li>VCC_HSSI_GXR</li> <li>VCCE_PLL_GXR</li> <li>VCCE_DTS_GXR</li> <li>VCCRT_GXR</li> <li>VCCED_GXR</li> <li>VCCCLK_GXR</li> <li>VCCH_FUSE_GXR</li> </ul>		R-Tile: <ul style="list-style-type: none"> <li>VCCH_GXR</li> </ul>	
HBM2E: <ul style="list-style-type: none"> <li>VCCM_PUMP_HBM</li> </ul>			

All power rails in Group 1 must ramp up (in any order) to a minimum of 90% of their respective nominal voltage before the power rails from Group 2 can start ramping up. The power rails within Group 2 can ramp up in any order after the last power rail in Group 1 ramps to the minimum threshold of 90% of its nominal voltage. All power rails in Group 2 must ramp to a minimum threshold of 90% of their nominal value before the Group 3a power rails can start ramping up. All power rails in Group 3a must ramp to a minimum threshold of 90% of their nominal value before the Group 3b power rails can start ramping up. The power rails within Group 3b can ramp up in any order after the last power rail in Group 3a ramps up to a minimum threshold of 90% of their full value. For more information, refer to the *Pin Connection Guidelines*.

All power rails must ramp up and ramp down monotonically. The power-up sequence must meet the POR delay time. For the POR specifications of the Intel Agilex 7 devices, refer to the *POR Specifications* section in the *Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series*.

For configuration via protocol (CvP), the total  $t_{RAMP}$  must be less than 10 ms from the first power supply ramp-up to the last power supply ramp-up. For the  $t_{RAMP}$  specifications, refer to the *Recommended Operating Conditions* section in the *Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series*.

### Related Information

- [Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series](#)  
Provides more information about the power supply sharing guidelines for F-Series and I-Series FPGAs.
- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series](#)  
Provides more information about the  $t_{RAMP}$  and POR specifications for F-Series and I-Series FPGAs.
- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: M-Series](#)  
Provides more information about the  $t_{RAMP}$  and POR specifications for M-Series FPGAs.

### 3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing

Intel Agilex 7 devices do not support hot-socketing and require a specific power sequence. Design your power supply solution to properly control the complete power sequence.

Adhere to the following guidelines to prevent unnecessary current draw on the I/O pins located in the GPIO, HPS, and SDM banks. These guidelines are applicable for unpowered, power up to POR, POR delay, POR delay to configuration, configuration, initialization, user mode, and power down device states.

- The I/O pins in these banks can be in one the following states:
  - GPIO banks—tri-stated, driven to ground, or driven to the  $V_{CCIO\_PIO}$  level.
  - HPS banks—tri-stated, driven to ground, or driven to the  $V_{CCIO\_HPS}$  level.
  - SDM banks—tri-stated, driven to ground, or driven to the  $V_{CCIO\_SDM}$  level.
- While the Intel Agilex 7 device is powering up or down:
  - The input signals of an I/O pin at all times must not exceed the I/O buffer power supply rail of the bank where the I/O pin resides.
  - If you use a pin in a GPIO bank with 1.5 V  $V_{CCIO\_PIO}$  (for Intel Agilex 7 F-Series and I-Series) or 1.3 V  $V_{CCIO\_PIO}$  (for Intel Agilex 7 M-Series), the pin voltage must not exceed the  $V_{CCIO\_PIO}$  rail or 1.2 V, whichever is lower.
- While the Intel Agilex 7 device is powering up, powering down, or not turned on, the GPIO, SDM, and HPS pins can tolerate a maximum of 10 mA per pin and a total of 100 mA per I/O bank.
- After the Intel Agilex 7 device fully powers up, the voltage levels for the GPIO, SDM, and HPS pins must not exceed the DC input voltage ( $V_I$ ) value.

**Table 5. Guideline Examples for the Intel Agilex 7 F-Series and I-Series**

Condition	Guideline
The $V_{CCIO\_SDM}$ pin ramps up and at period $X$ , the $V_{CCIO\_SDM}$ voltage is 0.9 V.	At period $X$ , keep the signals driven by the device connected to the SDM I/O pin at a voltage of 0.9 V or lower.
The $V_{CCIO\_PIO}$ pin ramps up and at period $X$ , the $V_{CCIO\_PIO}$ voltage is 1.1 V.	At period $X$ , keep the signals driven by the device connected to the GPIO I/O pin at a voltage of 1.1 V or lower.
The 1.5 V $V_{CCIO\_PIO}$ pin ramps up and the voltage continues to rise pass the 1.2 V level.	Keep the GPIO I/O pin voltage at 1.2 V or lower until the Intel Agilex 7 device fully powers up.


**Table 6. Guideline Examples for the Intel Agilex 7 M-Series**

Condition	Guideline
The VCCIO_SDM pin ramps up and at period X, the VCCIO_SDM voltage is 1.8 V.	At period X, keep the signals driven by the device connected to the SDM I/O pin at a voltage of 1.8 V or lower.
The VCCIO_PIO pin ramps up and at period X, the VCCIO_PIO voltage is 1.1 V.	At period X, keep the signals driven by the device connected to the GPIO I/O pin at a voltage of 1.1 V or lower.
The 1.3 V VCCIO_PIO pin ramps up and the voltage continues to rise pass the 1.2 V level.	Keep the GPIO I/O pin voltage at 1.2 V or lower until the F-Series and I-Series device fully powers up.

### 3.3. Power-Down Sequence Requirements for Intel Agilex 7 Devices with E-Tile

Intel Agilex 7 devices with E-tile must follow certain requirements during a power-down sequence. The power-down sequence can be a controlled power-down event via an on or off switch or an uncontrolled event such as a power supply collapse. In either situation, you must follow a specific power-down sequence.

**Figure 4. Power-Down Sequence for Intel Agilex 7 Devices with E-Tile**



- Power down all power rails fully within 100 ms.
- Before Group 1 (VCC\_HSSI\_GXE) supply power down, power down Group 2 (VCCCH\_GXE & VCCCLK\_GXE) supplies within 10% of the nominal voltage.

For Intel Agilex 7 devices with E-tile, you can combine and ramp down other voltage rails that share the same voltage level and the same voltage regulator.

### 3.4. Floating Voltage

When you power up the device, you may observe a floating voltage may be observed on the power rails as listed in the following table.

**Table 7. Power Rails Floating Voltage for the Intel Agilex 7 F-Series and I-Series**

Power Rail	Approximate Floating Voltage Value (V)
VCCPT	0.366
VCCIO_PIO	0.340
VCCA_PLL	0.095
VCCRCORE	0.500
VCCFUSEWR_SDM	0.229–1.360
VCCCLK_GXE[R1]	0.460
VCCRT_GXP[L1, L3]	0.547
VCCEHT_FHT_GXF[L, R]	0.091
VCCED_GXR[L, R]	0.035
VCCL_HPS	0.096

This is an expected behavior and causes neither functional nor reliability issue to the device, provided you follow the power-up or power-down sequence. The observed behavior can be avoided if the power supplies are not left to float before the device ramp up and after the device ramp down.


### 3.5. Power-On Reset

The power-on reset (POR) circuitry keeps the Intel Agilex 7 device in the reset state until the power supply outputs are within the recommended operating range.

A POR event occurs when you power up the Intel Agilex 7 device until all power supplies monitored by the POR circuitry reach the recommended operating range within the maximum power supply ramp time,  $t_{RAMP}$ . If  $t_{RAMP}$  is not met, the Intel Agilex 7 device I/O pins remain tri-stated, and programming registers remain reset, which may cause device configuration to fail.

**Figure 5. Relationship Between  $t_{RAMP}$  and POR Delay**

The boot ROM initialization sequence is part of the POR delay. For  $t_{RAMP}$  and POR delay specifications, refer to the *Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series*.



The Intel Agilex 7 POR circuitry uses individual detection circuitry to monitor each of the configuration-related power supplies independently. The POR circuitry is gated by the outputs of all the individual detectors.

POR delay is the time from when the POR trips out to the final reset signal. For POR trip level, you can use the minimum value of the last power supply as a reference.

The Intel Agilex 7 device is held in the POR state until all power supplies have passed their trigger point. After power supplies have passed the trigger point, the Secure Device Manager (SDM) waits for a configurable delay time and then starts device configuration.

**Related Information**

- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series](#)  
Provides more information about the  $t_{RAMP}$  and POR specifications for F-Series and I-Series FPGAs.
- [Intel Agilex 7 FPGAs and SoCs Device Data Sheet: M-Series](#)  
Provides more information about the  $t_{RAMP}$  and POR specifications for for M-Series FPGAs.

**3.5.1. Power Supplies Monitored by the POR Circuitry**

The following power supplies are monitored by the Intel Agilex 7 POR circuitry:



- V<sub>CCL\_SDM</sub>
- V<sub>CCPT</sub>
- V<sub>CCIO\_SDM</sub>
- V<sub>CCADC</sub>
- V<sub>CC</sub>
- V<sub>CCH\_SDM</sub>
- V<sub>CCL\_HPS</sub>
- V<sub>CCIO\_PIO\_SDM</sub>
- V<sub>CCRCORE</sub>

The V<sub>CCL\_SDM</sub>, V<sub>CCPT</sub>, and V<sub>CCIO\_SDM</sub> gate the SDM POR.

## 4. Intel Agilex 7 Sensor Monitoring System

Intel Agilex 7 devices provide you with on-chip voltage and temperature sensors. You can use these sensors to monitor external voltages and on-chip operation conditions such as the internal power rail and on-chip junction temperature.

The Intel Agilex 7 sensor monitoring system stores sampled data in the secure device manager (SDM). You can read the voltage and temperature values in the SDM by using the Mailbox Client Intel FPGA IP or the Mailbox Client with Avalon® Streaming Interface Intel FPGA IP.


### Related Information

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.

### 4.1. Voltage Monitoring System

The Intel Agilex 7 voltage monitoring system uses a built-in 7-bit analog to digital converter (ADC). The ADC can sample up to one kilo samples per second (KSPS).

**Figure 6. Intel Agilex 7 Voltage Sensor**



The voltage sensor has the following capabilities:


- Monitor external voltages up to 1.10 V through two pairs of differential input pins.
- Monitor internal power supplies. For internal high-voltage rails in channels 3, 4, 5, and 9, a voltage divider function divides the input voltage by half and feeds the voltage to the ADC. The SDM then doubles the ADC reading to get the actual voltage.

### 4.1.1. Voltage Sensor Transfer Function

The Intel Agilex 7 voltage sensor supports the ADC's unipolar operation mode.

**Figure 7. Intel Agilex 7 ADC 7-Bit Unipolar Transfer Function**

The analog input scale has full scale code from 00h to 7Fh. The measurement can only display up to *full scale - 1 LSB*



## 4.2. Temperature Monitoring System

The Intel Agilex 7 temperature monitoring system allows you to measure the on-chip temperature ( $T_{\text{JUNCTION}}$ ) using local temperature sensors or remote temperature sensing diodes (TSDs).

**Table 8. Overview of the Local and Remote Temperature Sensors**

Feature	Local Temperature Sensor	Remote TSD
Temperature sensing	Uses the built-in ADC to sample the on-chip temperature.	Interfaces the TSD with an external temperature sensing chip.
Readout access	From the SDM mailbox through the Mailbox Client or Mailbox Client with Avalon Streaming Interface IPs.	From the external temperature sensing chip.
Operation capability	While the Intel Agilex 7 devices are in user mode.	While the Intel Agilex 7 devices are powered on or off.
User calibration	Not required.	Required. Refer to the related information.

### Related Information

Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex 7 Remote TSD on page 29


#### 4.2.1. Local Temperature Sensor

The Intel Agilex 7 local temperature sensors use built-in 11-bit ADCs and provide temperature readouts through the SDM mailbox.

Each temperature sensor location contains up to two local TSDs in the core fabric, or up to six TSDs in transceiver tiles<sup>(3)</sup>.

**Figure 8. Intel Agilex 7 FPGAs Local Temperature Sensor**

This figure is a block diagram of the local temperature sensors. For the physical locations of the sensors, refer to the related information.



Intel Agilex 7 devices provide up to 11 local temperature sensor locations for monitoring on-chip temperature.

- Up to five temperature sensor locations in the core fabric—with a total of up to nine local TSDs among them—allow you to monitor the temperatures around the core fabric.
- Up to six local temperature sensor locations, one in each transceiver tile, allow you to monitor the temperature of the transceiver tiles. The number of transceiver tiles varies among Intel Agilex 7 devices and package options.
- For M-Series FPGAs, up to two temperature sensor locations, one in each HBM2E tile, allow you to monitor the temperature of the HBM2E tiles. The number of HBM2E tiles varies among the M-Series FPGAs.

Refer to the related information for more details about the locations and availability of the temperature sensors in different Intel Agilex 7 series, densities, and packages.

<sup>(3)</sup> The number of local TSDs in each location for R-Tile, F-Tile, and E-Tile transceivers are six, five, and four, respectively. Other types of transceiver tiles have only one local TSD per location. For details about availability of the temperature sensors, refer to the related information.

### Catastrophic Trip Signal

The catastrophic trip signal, `nCATTRIP`, is an optional signal that you can assign to any unused `SDM_IO` pin. If enabled, the `nCATTRIP` signal asserts and stays high. When the core temperature reaches 120° C and higher, the `nCATTRIP` signal drives low—you must immediately power down the FPGA to avoid permanent damage to the device. The `nCATTRIP` signal is only valid after the device enters user mode.

*Note:* The catastrophic signal is not supported for the local TSD in the SDM location.

### Related Information


- [Temperature Sensor Locations](#) on page 21
- [SDM Pin Mapping, Intel Agilex 7 Configuration User Guide](#)  
Provides more details about enabling and assigning the `nCATTRIP` signal to an `SDM_IO` pin.

### 4.2.2. Remote Temperature Sensing Diode

The remote TSD interface allows you to monitor the temperature of the core fabric and transceiver tiles using an external temperature sensor.

**Figure 9. External Temperature Sensor Connection to the Remote TSD**

The remote TSD requires a two-pins connection.



- In the device pin-out files, the remote TSD pins are marked as `TEMPDIODEP` and `TEMPDIODEN`.
- For the remote TSD characteristics, refer to the relevant section in the device datasheet.

### Related Information


[Temperature Sensor Locations](#) on page 21

### 4.2.3. Temperature Sensor Locations

The Intel Agilex 7 local and remote TSDs are located in the core fabric and tiles. There are several local temperature sensor locations within the core fabric and one location in each transceiver or HBM2E tile.

**Figure 10. Temperature Sensing Diode Locations**

This figure shows approximate locations of the temperature sensors and is not to scale. The figure shows the view of the die as shown in the Intel Quartus Prime **Chip Planner**. In the **Pin Planner**, this corresponds to the "Bottom View".



**Note:** Availability of the transceiver tiles varies among different Intel Agilex 7 series, densities, and packages. The HPS block is only available in Intel Agilex 7 SoC FPGAs. The HBM2E tiles are only available in M-Series FPGAs.

- To monitor the HPS temperature, use TSD 1 in location 4.
- To monitor the SDM temperature, use the TSD in location 0.

**Table 9. Temperature Sensor Locations Availability—Core Fabric**

This table lists the availability of the temperature sensor locations and TSDs in the core fabric for different Intel Agilex 7 device densities. For more information about the device densities, refer to the Intel Agilex 7 device overview.

Location	TSD	F-Series		I-Series		M-Series
		AGF 006 AGF 008 AGF 019 AGF 023	AGF 012 AGF 014 AGF 022 AGF 027	AGI 019 AGI 023	AGI 022 AGI 027 AGI 035 AGI 040 AGI 041	AGM 032 AGM 039
0	1	Yes	Yes	Yes	Yes	Yes
1	1	Yes	Yes	Yes	Yes	Yes

*continued...*



Location	TSD	F-Series		I-Series		M-Series
		AGF 006 AGF 008 AGF 019 AGF 023	AGF 012 AGF 014 AGF 022 AGF 027	AGI 019 AGI 023	AGI 022 AGI 027 AGI 035 AGI 040 AGI 041	AGM 032 AGM 039
	2	—	Yes	—	Yes	Yes
2	1	Yes	Yes	Yes	Yes	Yes
	2	—	Yes	—	Yes	Yes
3	1	Yes	Yes	Yes	Yes	Yes
	2	Yes	Yes	Yes	Yes	Yes
4	1	Yes	Yes	Yes	Yes	Yes
	2	Yes	Yes	Yes	Yes	Yes

**Table 10. Temperature Sensor Locations Availability—Transceivers and HBM2E Tiles**

This table lists the availability of the temperature sensor locations and TSDs in the transceiver and HBM2E tiles for different Intel Agilex 7 package codes. For more information about the package codes, refer to the Intel Agilex 7 device overview.

Loc.	TSD	F-Series					I-Series					M-Series
		R16A	R24B	R24C	R25A	R31C	R18A	R29A	R31A	R31B	R39A	R47A
5	1	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	2	Yes	—	Yes	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	3	Yes	—	Yes	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	4	Yes	—	Yes	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	5	Yes	—	Yes	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	6	—	—	—	—	—	—	—	Yes	—	—	—
6	1	—	—	—	—	—	—	—	—	—	Yes	—
	2	—	—	—	—	—	—	—	—	—	Yes	—
	3	—	—	—	—	—	—	—	—	—	Yes	—
	4	—	—	—	—	—	—	—	—	—	Yes	—
	5	—	—	—	—	—	—	—	—	—	Yes	—
7	1	—	—	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	2	—	—	—	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	3	—	—	—	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	4	—	—	—	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	5	—	—	—	—	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	6	—	—	—	—	—	Yes	Yes	—	—	—	Yes
8	1	Yes	Yes	Yes	Yes	Yes	—	Yes	Yes	Yes	Yes	Yes
	2	Yes	Yes	Yes	Yes	Yes	—	Yes	Yes	Yes	Yes	Yes

*continued...*

Loc.	TSD	F-Series					I-Series					M-Series
		R16A	R24B	R24C	R25A	R31C	R18A	R29A	R31A	R31B	R39A	R47A
	3	Yes	Yes	Yes	Yes	Yes	—	Yes	Yes	Yes	Yes	Yes
	4	Yes	Yes	Yes	Yes	Yes	—	Yes	Yes	Yes	Yes	Yes
	5	Yes	—	Yes	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	6	—	—	—	—	—	—	Yes	—	—	—	—
9	1	—	—	—	—	—	—	—	—	—	Yes	—
	2	—	—	—	—	—	—	—	—	—	Yes	—
	3	—	—	—	—	—	—	—	—	—	Yes	—
	4	—	—	—	—	—	—	—	—	—	Yes	—
	5	—	—	—	—	—	—	—	—	—	Yes	—
10	1	—	—	—	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	2	—	—	—	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	3	—	—	—	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	4	—	—	—	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	5	—	—	—	—	Yes	—	Yes	Yes	Yes	Yes	Yes
	6	—	—	—	—	—	—	Yes	—	—	—	—
11	1	—	—	—	—	—	—	—	—	—	—	Yes
12	1	—	—	—	—	—	—	—	—	—	—	Yes

**Table 11. Local Temperature Sensor Locations and Corresponding Bank Names**

The temperature sensor locations are as shown in the preceding figure. The bank name of each location varies between different types of transceiver tiles. For example, if location 7 is an E-tile, the bank name is 8C. If the same location is a P-tile, the bank name is 10C.

Location	Bank Name					
	Transceivers				HBM2E	
	F-Series	F-Series	F-Series I-Series M-Series	I-Series M-Series	M-Series	
	E-Tile	P-Tile	F-Tile	R-Tile	Top	Bottom
5	8A	10A	12A	14A	—	—
6	—	—	12B	—	—	—
7	8C	10C	12C	14C	—	—
8	9A	11A	13A	15A	—	—
9	—	—	13B	—	—	—
10	9C	11C	13C	15C	—	—
11	—	—	—	—	—	U50
12	—	—	—	—	U51	—



**Table 12. Local Temperature Sensor Locations and Equivalent Remote TSD Pin Names**

The temperature sensor locations are as shown in the preceding figure. Not all locations have a remote TSD. In locations with a remote TSD, the remote TSD is physically located next to the local TSDs that are marked as local TSD 1.

Loc	Availability in Devices				Sensor Location [31..16] (Hex. code)	Supported Channel <sup>(4)</sup> (Specify sensor bitmask[15..0] as hex. value)	Equivalent Remote TSD Pin Name (Next to local TSD 1 in sensor location)
	AGF 006 AGF 008 AGF 012 AGF 014	AGF 019 AGF 022 AGF 023 AGF 027 AGI 019 AGI 022 AGI 023 AGI 027 AGI 041	AGI 035 AGI 040	AGM 032 AGM 039			
0	Yes	Yes	Yes	Yes	0000	0 <sup>(5)</sup>	TEMPDIODE0Ap / TEMPDIODE0An
1	Yes	Yes	Yes	Yes	0001	2, 1, 0 <sup>(6)</sup>	—
2	Yes	Yes	Yes	Yes	0002	2, 1, 0 <sup>(6)</sup>	TEMPDIODE0Cp / TEMPDIODE0Cn
3	Yes	Yes	Yes	Yes	0003	2, 1, 0 <sup>(6)</sup>	—
4	Yes	Yes	Yes	Yes	0004	2, 1, 0 <sup>(6)</sup>	—
5	Yes	Yes	Yes	Yes	0005	6, 5, 4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE1p / TEMPDIODE1n
6	—	—	Yes	—	0006	5, 4, 3, 2, 1, 0	TEMPDIODE2p / TEMPDIODE2n
7	—	Yes	Yes	Yes	0007	6, 5, 4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE3p / TEMPDIODE3n
8	Yes	Yes	Yes	Yes	0008	6, 5, 4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE4p / TEMPDIODE4n
9	—	—	Yes	—	0009	5, 4, 3, 2, 1, 0	TEMPDIODE5p / TEMPDIODE5n
10	—	Yes	Yes	Yes	000A	6, 5, 4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE6p / TEMPDIODE6n
11	—	—	—	Yes	000B	1, 0	—
12	—	—	—	Yes	000C	1, 0	—

<sup>(4)</sup> For sensor locations with several local TSDs, channel 0 (mask [0]) returns the highest temperature among the local TSDs in the particular location. For sensor locations with one local TSD, channel 0 returns the same value as channel 1.

<sup>(5)</sup> For location 0, only channel 0 (mask [0]) is supported, returning the temperature reading for the TSD in that location.

<sup>(6)</sup> Channel 2 (mask [2]) is available only in selected production devices.

<sup>(7)</sup> Channels 2 to 6 (masks [6..2]) are applicable only to R-tile ([6..2]), F-tile ([5..2]), and E-tile ([4..2]) transceiver tiles. Availability of the transceiver tiles varies among different Intel Agilex 7 series, densities, and packages.

**Related Information**

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.
- [Intel Agilex 7 FPGAs and SoCs Device Overview](#)  
Provides more information about Intel Agilex 7 FPGA densities and available package codes.

**4.2.4. Retrieving Local Temperature Sensor Reading**

To retrieve the temperature readings, provide the location code and sensor masks to the Mailbox Client with Avalon Streaming Interface Intel FPGA IP. The Mailbox Client with Avalon Streaming Interface IP accepts a 32-bit value in fixed length hexadecimal format.

Bits [27..16] carry the local TSD location code while bits [15..0] represent the temperature channels in the location. Bits [31..28] are reserved.

**Figure 11. Bit Format to Mailbox Client with Avalon Streaming Interface IP to Specify Local TSDs to Read**

To specify which local TSD to read, provide the Mailbox Client with Avalon Streaming Interface IP with the 32-bit value in fixed length hexadecimal codes.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				Location Code												Sensor Mask															

**Table 13. Sensor Mask Function for Each Local TSD Location**

For locations that have only a single local TSD, the sensor mask defaults to 0. You can specify only the location code.

Function	Series	Location		Applicable Sensor Masks
		Type	Max TSD Count	
Specify the local TSDs to read	F-Series	E-Tile	4	[4..1]
	F-Series	P-Tile	1	[0]
	F-Series I-Series M-Series	F-Tile	5	[5..1]
	I-Series M-Series	R-Tile	6	[6..1]
	M-Series	HBM2E tile	1	[1]
	F-Series I-Series M-Series	Core fabric	2 1	[2..1] [0]
Read the TSD with the highest temperature in the location	F-Series I-Series M-Series	All locations except location 0	Varies	[0]

**Table 14. Examples for Reading Temperature through the SDM Mailbox**

This table provides examples for reading the temperature from the different tiles and TSDs. Availability of the transceiver tiles varies among different Intel Agilex 7 series, densities, and packages.

Location		Channels to Read in the Location	Hexadecimal Code to Send	Values Returned
Type	Number			
E-Tile	5	Temperature from all local TSDs in location 5 and the highest temperature in the location.	0x0005001F	Returns five values—temperature for local TSDs 1, 2, 3, and 4 in the location, and the highest temperature among them.
		Temperature from TSD with the highest temperature in location 5.	0x00050001	Returns one value—the value of the TSD with the highest temperature in the location.
P-Tile	8	Temperature of the local TSD in location 8.	0x00080002	Because P-Tile transceivers only have a single local TSD in the location, both hexadecimal code returns the same value.
		Temperature of TSD with the highest temperature in location 8.	0x00080001	
R-Tile	5	Temperature from all local TSDs in location 5 and the highest temperature in the location.	0x0005007F	Returns seven values—temperature for local TSDs 1, 2, 3, 4, 5, and 6 in the location, and the highest temperature among them.
		Temperature from TSD with the highest temperature in location 5.	0x00050001	Returns one value—the value of the TSD with the highest temperature in the location.
Core fabric	1 <sup>(8)</sup>	Temperature from all local TSDs in location 1.	0x00010006	Returns two values—temperature for local TSDs 1 and 2.
		Temperature from all local TSDs in location 1 and the highest temperature in the location.	0x00010007	Returns three values—temperature for local TSDs 1 and 2 in the location, and the highest temperature among them.

**Note:** Intel recommends that you read all local TSDs in an E-Tile location and use the highest temperature readout as the critical point for the transceiver tile. Alternatively, you can query sensor mask [0] for the highest temperature in the E-Tile location.

**Related Information**

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.

**4.2.5. Temperature Sensor Error Codes**

**Table 15. Temperature Sensor Error Codes and Solutions**

Error Code	Invalid Condition	Solution
0x80000000	Selected temperature sensor channel is currently inactive.	Ensure that the tile where the TSD is located is actively in use.
0x80000001	Selected temperature sensor channel returned a value that is not the latest reading.	Retrieve the temperature reading again
<i>continued...</i>		

<sup>(8)</sup> Example is applicable to devices with two local TSDs in location 1

Error Code	Invalid Condition	Solution
0x80000002	Selected temperature sensor channel is invalid for the device.	Ignore the returned data because the temperature sensor channel location is invalid
0x80000003	System is corrupted or failed to respond	Contact Intel FPGA support
0x80000004		
0x80000005	Communication mechanism is busy	Retrieve the temperature reading again
0x800000FF	System is corrupted or failed to respond	Contact Intel FPGA support

### 4.3. Sensors Design Considerations

To ensure the success of your designs, follow the recommended design guidelines. These guidelines apply to all variants of the device family unless noted otherwise.

#### 4.3.1. Voltage Monitor Design Guidelines

- Connect the power pins and VSIG pins according to the requirements in the device pin connection guidelines.
- If you use the voltage sensor in single-ended mode, tie the VSIGN pin to the GND pin.
- To prevent damage, do not drive VSIGP and VSIGN pins until the VCCADC power rail has reached 1.62 V.

##### Related Information

[Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series](#)

Provides more information about the connection guidelines and the supported power supplies for F-Series and I-Series FPGAs.

#### 4.3.2. Temperature Monitor Design Guidelines

You can measure the on-chip temperature of the core fabric or transceiver tiles through the remote TSDs while the device is powered on or powered off. However, the local temperature sensors are available only after the device is powered up and configured.

- Connect the remote TSD pins to external temperature sensing devices to monitor the on-chip temperature.
- To interface with the remote TSD, use temperature sensing chips with features that allow you to perform calibration and measurement compensation to improve accuracy, such as:
  - Configurable ideality factor
  - Offset adjustment with or without Beta compensation
- Keep the resistance of both board traces to the remote TSD p and n pins to less than 0.2  $\Omega$ .
- Route both traces in equal lengths and shield them.
- Intel recommends a 10-mils width and space for both traces.
- Route both traces through the most minimum number of vias and crossunders possible to minimize the thermocouple effects.

- Ensure that the number of vias for both traces are the same.
- To avoid coupling, insert a GND plane between the remote TSD pins traces and high-frequency toggling signals, such as clocks and I/O signals.
- To filter high-frequency noise, place an external capacitor between the traces close to the external sensors.
- If you use only the local temperature sensors, you can leave the remote TSD p and n pins unconnected.

For details about device specifications and connection guidelines, refer to the external temperature sensor manufacturer's documentation.

### 4.3.3. Transceiver Tile Local Temperature Sensor Design Guidelines

The R-Tile, E-Tile, and F-Tile transceiver tiles<sup>(9)</sup> have multiple built-in local TSDs, spread across each transceiver die. When you query the sensors, the readings from the TSDs may vary slightly from each other because of the different activities run in each TSD location of the transceiver tile.

- For temperature reading through the SDM mailbox, you can query all local TSDs.
- Intel recommends that you read all local TSDs in a transceiver tile temperature sensor location and use the highest temperature readout as the critical point for the tile.

### 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex 7 Remote TSD

If you interface an external temperature sensing chip to the Intel Agilex 7 remote TSD, you must calibrate the external chip to avoid temperature measurement inaccuracy.

The calibration of the external temperature sensing chip identifies optimized settings such as the temperature offset and change in ideality factor. The external chip uses these settings to accurately sample the temperature from the Intel Agilex 7 remote TSD.

#### Related Information

[AN 769: Intel FPGA Remote Temperature Sensing Diode Implementation Guide](#)

Provides guidelines for selecting external temperature sensing chips to use with Intel Agilex 7 FPGAs.

### 4.3.5. Guidelines: Reading the R-Tile Local Temperature Sensor

Adhere to these guidelines if you use the debug toolkit or the heterogeneous interface for portability (HIP) reconfiguration interface.

Before reading the R-Tile local temperature sensor value from the SDM mailbox:

- Close the debug toolkit.
- Wait for completion of the HIP reconfiguration transactions.

---

<sup>(9)</sup> Availability of the transceiver tiles varies among different Intel Agilex 7 series, densities, and packages.

## 4.4. Temperature Reading Design Example

You can use the Temperature Reading design example to understand better how to set up and use the Intel Agilex 7 temperature sensors with the Mailbox Client with Avalon Streaming Interface Intel FPGA IP.


### Related Information

- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.
- [Temperature Reading Design Example File](#)  
Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.
- [Temperature Reading Design Example Description](#) on page 31

### 4.4.1. Directory Structure

After unarchiving the Temperature Reading design example, it consists of a main directory with several subdirectories and files.

**Figure 12. Temperature Reading Design Example Directory Structure**



### Related Information

#### [Temperature Reading Design Example File](#)

Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.

### 4.4.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the Temperature Reading design example.

- Temperature Reading design example Intel Quartus Prime archive
- Intel Quartus Prime Pro Edition software, version 20.4
- Intel Quartus Prime In-System Sources and Probes Editor

- Intel Quartus Prime Signal Tap Logic Analyzer
- Intel Quartus Prime System Console
- Intel Agilex 7 FPGA F-Series Development Kit


**Related Information**

- [Temperature Reading Design Example File](#)  
Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.
- [Intel Agilex 7 FPGA Development Kits](#)  
Provides more information and allow you to order the Intel Agilex 7 FPGA F-Series development kits.

### 4.4.3. Temperature Reading Design Example Description

The Temperature Reading design example exposes a JTAG-to-Avalon streaming interface that allows you to interact with the design example modules through the Intel Quartus Prime System Console.

**Figure 13. Temperature Reading Design Example Block Diagram**



All the Intel Quartus Prime System Console read and write commands control a set of parallel I/O IPs that select a command for the Mailbox Client with Avalon Streaming Interface IP to execute. At the same time, the parallel I/O IPs control a FIFO IP that stores all the Mailbox Client with Avalon Streaming Interface IP responses.

**Table 16. Description of Modules in the Design Example**

Module	Description
u_avst_fsm_cmd	This module connects to a four-bit wide bus that selects a command for a finite state machine to send to the Mailbox Client with Avalon Streaming Interface IP. The available commands are hardcoded in a look-up table (LUT) modeled in the <code>command_rom.sv</code> file. You can modify the LUT to edit existing commands or include new commands.

*continued...*

Module	Description
	Command LUT ROM bit order: <ul style="list-style-type: none"> <li>[37..34]—the command ROM address that contains the next argument of the command. All final arguments for a command points to address 0x0.</li> <li>[33]—the finite state machine uses this bit to identify and assert the "start of packet" protocol signal.</li> <li>[32]—the finite state machine uses this bit to identify and assert the "end of packet" protocol signal.</li> <li>[31..0]—The command header or argument that the design example sends to the Mailbox Client with Avalon Streaming Interface IP.</li> </ul>
u_avst_fsm_rsp	This module receives the response from the Mailbox Client with Avalon Streaming Interface IP. The module handles the Avalon streaming interface protocol and stores the header and arguments from the response in a FIFO. The design example exposes the read interface of the FIFO the <b>u_control_sys</b> module so you can access through the Intel Quartus Prime System Console.

- You can access the master reset signal for the system through an In-System Sources and Probes instance. By default, the system is in the reset state.
- The same In-System Sources and Probes instance connects to a heartbeat counter. Therefore, you must verify that the system has a free running clock.
- A 100 MHz clock constrains all the design example logic.
- The protocol finite state machine of the design example can handle only a single command at a time. Before sending the next command, wait until the system has stored the response from the previous command in the response FIFO.

#### 4.4.4. Using the Temperature Reading Design Example

To use the Temperature Reading design example, you generate and program the design example to the development kit. Then, you can start the design and send commands. You can verify the design using Signal Tap.

##### 4.4.4.1. Opening the Temperature Reading Design Example

- Download the design example project archive (Intel-Agilex-TemperatureReadingDesignExample.qar).
- In the Intel Quartus Prime Pro Edition software, click **File > Open Project** and select the Intel-Agilex-TemperatureReadingDesignExample.qar project archive.
- In the **Restore Archived Project** window, specify the **Destination folder**.
- Click **OK**.

The Intel Quartus Prime software extracts the files from the archive and opens the top.qpf project.

After the project opens, you can compile the design example and generate the .sof file.

##### Related Information

- [Temperature Reading Design Example File](#)  
Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.



- [Compiling the Temperature Reading Design Example and Generating the Software Object File](#) on page 33
- [Directory Structure](#) on page 30

#### 4.4.4.2. Compiling the Temperature Reading Design Example and Generating the Software Object File

Before you begin, use Intel Quartus Prime software to extract and open the Temperature Reading design example.

1. With the Temperature Reading design example open, from the Intel Quartus Prime menu, select **Processing > Start Compilation** to compile the design example.
2. Wait for the compilation to complete successfully,
3. Navigate to the `<Main project directory>\project\output_files` directory to find the generated software object file (`.sof`).

After generating the `.sof` file, you can program the design example into the development kit and run the design.

##### Related Information


- [Opening the Temperature Reading Design Example](#) on page 32
- [Programming and Starting Up the Temperature Reading Design Example](#) on page 33
- [Directory Structure](#) on page 30

#### 4.4.4.3. Programming and Starting Up the Temperature Reading Design Example

Before you begin, generate the Temperature Reading design example `.sof` file.

1. From the Intel Quartus Prime menu, select **Tools > Programmer**
2. In the **Programmer** window, click **Add File**.
3. Select the generated `<filename>.sof` file and click **Open**
4. In the **Program/Configure** column of the `<filename>.sof` row, turn on the check box.
5. Click **Start** to load the `<filename>.sof` to the Intel Agilex 7 FPGA F-Series Development Kit and wait until the progress is 100%.
6. From the Intel Quartus Prime menu, select **Tools > In-System Sources and Probes Editor**.

**Figure 14. Temperature Reading Design Example in the In-System Sources and Probes Editor**



7. In the **In-System Sources and Probes Editor** window, verify that the **probe[4..0]** signal is toggling.
8. Set the **source[0]** signal that controls the system reset to Low. The system exits the reset state.

After you set the design example to run, you can start sending command using the Intel Quartus Prime System Console.

**Related Information**

- [Compiling the Temperature Reading Design Example and Generating the Software Object File](#) on page 33
- [Sending Commands to the Temperature Reading Design Example](#) on page 34


**4.4.4.4. Sending Commands to the Temperature Reading Design Example**

Before you begin, program the .sof of the Temperature Reading design example into the Intel Agilex 7 FPGA F-Series Development Kit.

1. From the Intel Quartus Prime menu, select **Tools > System Debugging Tools > System Console**.
2. In the **System Console** window, click inside the **TCL Console** tab.
3. Enter the following command: `source main.tcl`  
The console loads the `main.tcl` script.
4. Enter a supported command in the System Console, for example, `get_temperature_5`.

Refer to the related information for the commands supported by the `main.tcl` script.

**Figure 15. Running a Command Routine in the System Console**



The System Console displays the results after the command. The first element of the results represents the header of the Mailbox Client with Avalon Streaming Interface IP response.

The header shows the executed command routine number, the number of expected argument for the command, and an error code if there is an error with the request. In the example, `get_temperature_5` is routine number seven (07), it expects one (01) argument, and there is no error.

**Note:** The System Console does not allow you to run another command routine until it has received a response from the Mailbox Client with Avalon Streaming Interface IP.

#### Related Information

- [Programming and Starting Up the Temperature Reading Design Example](#) on page 33
- [Default Commands for the Temperature Reading Design Example](#) on page 35


#### 4.4.4.4.1. Default Commands for the Temperature Reading Design Example

The Temperature Reading design example contains a `main.tcl` script that provides a set of commands you can run.

**Table 17. Command Routines in the `main.tcl` Script**

Command Routine	Description
<code>send_noop</code>	Sends the NOOP command of the Mailbox Client with Avalon Streaming Interface IP.
<code>get_voltage</code>	Sends the GET_VOLTAGE command of the Mailbox Client with Avalon Streaming Interface IP.
<code>get_temperature_1</code>	Reads local TSD 1 in core fabric sensor location 0.
<code>get_temperature_2</code>	Reads local TSD 1 in transceiver tile sensor location 5.
<code>get_temperature_3</code>	Reads local TSD 1 in core fabric location 2.
<code>get_temperature_4</code>	Reads local TSD 1 in transceiver tile location 10.
<code>get_temperature_5</code>	Reads local TSD 1 in core fabric sensor location 4.
<code>get_idcode</code>	Sends the GET_IDCODE command of the Mailbox Client with Avalon Streaming Interface IP.
<code>get_chipid</code>	Sends the GET_CHIPID command of the Mailbox Client with Avalon Streaming Interface IP.

**Figure 16. Locations of TSDs Read by the `get_temperature_n` Commands**



**Related Information**

- [Sending Commands to the Temperature Reading Design Example](#) on page 34
- [Temperature Sensor Locations](#) on page 21  
Provides more information about the physical locations of the temperature sensors and how to address them.

**4.4.5. Verifying the Interaction between the Design Example and the Mailbox Client with Avalon Streaming Interface IP**

To verify the interaction between the state machines of the design example with the Mailbox Client with Avalon Streaming Interface IP, use the `stp_basic_debug.stp` Signal Tap file provided with the design example.

The provided Signal Tap file keeps track of the following signals:

- The parallel I/O IPs connected to the state machines
- The command and response interfaces from the Mailbox Client with Avalon Streaming Interface IP
- The internal state of the state machines
- The response FIFO

**Figure 17. Capturing an Outgoing Command**

To capture an outgoing command to the Mailbox Client with Avalon Streaming Interface IP, set a rising edge trigger condition on the `usr_start_edge` signal of the **User Interface** group.


		trigger: 2020/09/29 19:26:21 #1		Lock mode:  Allow all changes	
		Node	Data Enable	Trigger Enable	Trigger Conditions
Type	Alias	Name	197	197	1 ✓ Basic ANL ▾
*		system_issp_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		sys_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		u_agilex_st_mailbox_client command_status_invalid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
g		[-] User Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		usr_busy	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		usr_start	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		usr_start_edge	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		[-] usr_addr[3..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Xh
		[+] Command Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] Response Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] fsm cmd	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] fsm rsp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] rsp fifo	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND

**Figure 18. Capturing an Incoming Response**

To capture a command incoming to the Mailbox Client with Avalon Streaming Interface IP, set an edge trigger condition on the `response_valid` signal of the **Response Interface** group.

		trigger: 2020/09/29 19:26:21 #1		Lock mode:  Allow all changes	
		Node	Data Enable	Trigger Enable	Trigger Conditions
Type	Alias	Name	197	197	1 ✓ Basic ANL ▾
*		system_issp_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		sys_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		u_agilex_st_mailbox_client command_status_invalid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
g		[-] User Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] Command Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[-] Response Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		response_endofpacket	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_ready	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_startofpacket	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_valid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		[+] response_data[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
		[+] fsm cmd	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] fsm rsp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		[+] rsp fifo	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND

**Figure 19. Signal Tap Capture of Outgoing GET\_TEMPERATURE Command to the Mailbox Client with Avalon Streaming Interface IP**



**Figure 20. Signal Tap Capture of Response for GET\_TEMPERATURE Command from the Mailbox Client with Avalon Streaming Interface IP**



**Note:** The Mailbox Client with Avalon Streaming Interface IP can hold the Start of Packet and End of Packet signals in a high state even if there is no traffic between the IP and the finite state machine.

## 5. Intel Agilex 7 Power Optimization Techniques and Features

Intel Agilex 7 devices leverage on advanced 10-nm process technology, an enhanced core architecture, and various optimizations to reduce total power consumption. The power optimization techniques and features are listed below:

- SmartVID Standard Power Devices
  - Temperature Compensation
- Digital signal processing (DSP) and M20K Power Gating
- Clock Gating
- Power Sense Line

### 5.1. SmartVID Standard Power Devices

The SmartVID feature compensates for process variation by narrowing the process distribution using voltage adaptation.

This feature is supported in all Intel Agilex 7 devices with the -V, -E, and -X power options only. For the -V, -E, and -X power option devices, you must connect the PWRMGT\_SCL and PWRMGT\_SDA pins in both the Power Management BUS (PMBus) master and PMBus slave modes. The PWRMGT\_ALERT pin is required for the Intel Agilex 7 device in the PMBus slave mode. The PWRMGT\_ALERT pin is an active low pin and is used to perform the handshake flow between the FPGA device and an external PMBus master. All connections must be set up on the circuit board and in the Intel Quartus Prime software.

**Table 18. The PMBus Master and Slave Modes Interfaces for the Intel Agilex 7 Devices**

PMBus Interfaces	Operating Modes	
	PMBus Master Mode	PMBus Slave Mode
PWRMGT_SCL	Required	Required
PWRMGT_SDA	Required	Required
PWRMGT_ALERT	—	Required

The PMBus master and PMBus slave modes only support the 1.8-V single-ended I/O standard.

**Note:** The PWRMGT\_SDA, PWRMGT\_SCL, and PWRMGT\_ALERT signals are in the undetermined state during device power-up and power-down. The PWRMGT\_SDA, PWRMGT\_SCL, and PWRMGT\_ALERT signals are only valid after the device is fully powered up.

For more information about how to connect these pins on the circuit board, refer to the *Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series*.

For instructions on how to set up the connections in the Intel Quartus Prime software, refer to the [Specifying Power Management and VID Parameters and Options](#) on page 51.

**Note:**

Intel Agilex 7 standard power devices (-1V, -2V, -3V, -3E, and -4X power grades) are SmartVID devices. The core voltage supplies ( $V_{CC}$  and  $V_{CCP}$ ) for each SmartVID device is mandatory to be driven by a PMBus-compliant voltage regulator dedicated to the -V, -E, and -X power option devices that is connected to that Intel Agilex 7 devices via PMBus. Intel Agilex 7 devices do not configure or function correctly if the core voltage is driven by a non-PMBus compliant regulator with a fixed output voltage.

Intel programs the optimum voltage level required by each individual FPGA device into a fuse block during device manufacturing. The Secure Device Manager (SDM) Power Manager reads these values and can communicate them to an external power regulator or a system power controller through the PMBus interface.

The SmartVID feature allows a power regulator to provide the Intel Agilex 7 devices with  $V_{CC}$  and  $V_{CCP}$  voltage levels that maintain the performance of the specific device speed grade. When the SmartVID feature is used:

1. Intel Agilex 7 devices are powered up at 0.80V regardless of speed grade for both  $V_{CC}$  and  $V_{CCP}$ .
2. After the VID-fused value in the FPGA is determined and propagated to the external voltage regulator, both the  $V_{CC}$  and  $V_{CCP}$  voltages are regulated based on the boosted VID-fused value.

#### Related Information

- [Intel Agilex 7 Device Family Pin Connection Guidelines: F-Series and I-Series](#)  
Provides more information about the connection guidelines of each pin for F-Series and I-Series FPGAs.
- [Specifying Power Management and VID Parameters and Options](#) on page 51  
Provides instructions on how to set up the connection in the Intel Quartus Prime software.
- [AN 974: Intel Stratix® 10 and Intel Agilex SmartVID Debug Checklist and Voltage Regulator Guidelines](#)

### 5.1.1. SmartVID Feature Implementation in Intel Agilex 7 Devices

Devices supporting the SmartVID feature have a VID-fused value programmed into a fuse block during device manufacturing. The VID-fused value represents a voltage level in the range of 0.7 V to 0.9 V. Each device has its own specific VID-fused value.

The boosted VID-fused value is sent to the external regulator or system power controller through the PMBus interface. Upon receiving the boosted VID-fused value, an adjustable regulator tunes the  $V_{CC}$  and  $V_{CCP}$  voltage levels to the voltage specified by the VID-fused value.

Intel Agilex 7 devices perform the SmartVID setup in the early stage of the configuration process. The SmartVID process continues to monitor the  $V_{CC}$  and  $V_{CCP}$  voltage rails in user mode. The Power Manager monitors the temperature and adjusts the voltage when required. For more information, refer to the *Temperature Compensation* section.



**Table 19. SmartVID Regulator Requirements**

Specification <sup>(10)</sup>	Value
Voltage range	0.6 V – 1.0 V
Voltage step	5 – 10 mV
Ramp time	<ul style="list-style-type: none"> <li>Non-CvP—10 mV/10 ms to 10 mV/20 <math>\mu</math>s</li> <li>Configuration via Protocol (CvP)—10 mV/60 <math>\mu</math>s to 10 mV/20 <math>\mu</math>s<sup>(11)</sup></li> </ul>

**Table 20. Supported Voltage Output Format for Intel Agilex 7 Devices with the -V, -E, and -X Power Options**

Voltage Output Format	Operating Modes	
	PMBus Master Mode	PMBus Slave Mode
Linear mode	Yes	No
VID mode	No	No
Direct mode	Yes	Yes, with coefficient $m=1$ , $b=0$ , and $R=0$ . Translated output voltage is in millivolts (mV).


**Related Information**

Temperature Compensation on page 51

**5.1.2. SDM Power Manager**

In Intel Agilex 7 devices, the SmartVID feature is managed by the SDM subsystem. The SDM subsystem is powered up after  $V_{CC}$  and  $V_{CCP}$  voltage levels are powered up to 0.8V. The SDM Power Manager reads the VID-fused value and communicates this value to the external voltage regulator through the PMBus interface.

**Figure 21. SDM Power Manager Block Diagram**



(10) To ensure the specifications are meeting requirements, refer to your selected voltage regulator data sheet.

(11) When the system is required to support the CvP functionality and meet the PCI Express\* (PCIe\*) link-up timing budget during the initial power up, the minimum ramp time is 10 mV/60  $\mu$ s.

The SDM Power Manager has the following stages:

- Initial stage
  - Set the external voltage regulator to supply power to  $V_{CC}$  and  $V_{CCP}$  to the voltage level based on the boosted VID-fused value and the device temperature.
  - Configures the FPGA and switches the FPGA to user mode.
- Monitor stage
  - Monitors temperature and updates  $V_{CC}$  and  $V_{CCP}$ .


### 5.1.2.1. PMBus Master Mode

In the PMBus master mode:

- During the initial stage—the voltage is set to the maximum value, regardless of the temperature. This is a safety measure to assume the device is operating in the worst case temperature ( $-40\text{ }^{\circ}\text{C}$ ).
- After the initial stage—the voltage is set based on the ambient temperature and VID-fused value.

After entering user mode (in the monitor stage), the SDM Power Manager monitors temperature changes and decides if the  $V_{CC}$  and  $V_{CCP}$  output voltage values need to be updated. If voltages require updating, the SDM Power Manager identifies the voltage value based on the fuse values and the current temperature and sends the desired voltage value to the voltage regulators through the PMBus interface.

**Figure 22. PMBus Master Mode**



**Table 21. Supported Commands for the PMBus Master Mode**


Command Name	Command Code	Default	PMBus Transaction Type	Number of Bytes
PAGE <sup>(12)</sup>	00h	—	Write byte	1
VOUT_MODE	20h	—	Read byte	1
VOUT_COMMAND	21h	—	Write word	2
READ_VOUT	8Bh	—	Read word	2
MFR_ADC_CONTROL <sup>(13)</sup>	D8h	—	Write byte	1
STATUS_BYTE	78h	00h	Read byte	1
CLEAR_FAULTS	03h	—	Write byte	0

---

(12) This is an optional command. This command is only applicable if you enable the PAGE command parameter. For more information, refer to the Power Management and VID Parameters section.

(13) This command is sent when you set the device type to LTM4677 only.

**Figure 23. Flow between the PMBus Voltage Regulator and FPGA in the PMBus Master Mode**



- Notes:
- (1) The PAGE command is only sent if PAGE is enabled in the Intel Quartus GUI setting.
  - (2) This command is only sent if the slave device type selected is not "Other" in the Intel Quartus GUI setting.
  - (3) The SDM sends the CLEAR\_FAULTS command to the voltage regulator only if any bits in the lower 8 bits of the STATUS\_BYTE is set. If no bits are set, exit the ITD flow.

### Multi-Master Mode

The PMBus master mode supports the multi-master mode.

When multiple devices start to communicate at the same time, the device writing the most zeros to the bus or the slowest device wins the arbitration. The other devices immediately discontinue any operation on the bus. When there is an on-going bus communication, all devices must detect the communication and not interrupt it. The devices must wait for a stop condition to appear before starting communication to the bus. Once the stop condition is received on the bus, the next device that wins arbitration sends a start condition by pulling the PWRMGT\_SDA low to re-initialize the bus communication.

In this mode, all master devices must be multi masters in a multi-master system. Single-master systems may not understand the arbitration and the busy detection mechanisms can cause unpredictable results.

#### 5.1.2.2. PMBus Slave Mode


Intel Agilex 7 devices can also be configured in the PMBus slave mode with an external power management controller acting as the PMBus master. The external power management controller that interact with Intel Agilex 7 devices over PMBus

must support clock stretching. The external power management controller is responsible for driving all PMBus transactions, querying the FPGA for its target voltage requirements and interacting with the voltage regulators to configure them to the FPGA's target voltage.

For the PMBus slave mode with PWRMGT\_ALERT, you must follow the guidelines listed below for the external PMBus flow:

- Figure: Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode with the PWRMGT\_ALERT Signal
- Figure: Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram with PWRMGT\_ALERT
- Table: Stage Flow for the External PMBus Master when the PWRMGT\_ALERT Signal is Asserted and STATUS\_BYTE = 0
- Table: Stage Flow for the External PMBus Master when the PWRMGT\_ALERT Signal is Asserted and STATUS\_BYTE is not Equal to 0


**Figure 24. PMBus Slave Mode**



**Table 22. Supported Commands for the PMBus Slave Mode**

Command Name	Command Code	Default	PMBus Transaction Type	Number of Bytes
CLEAR_FAULTS	03h	—	Send byte	0
VOUT_MODE	20h	40h	Read byte	1
VOUT_COMMAND	21h	—	Read word	2
STATUS_BYTE	78h	00h	Read byte	1

**Figure 25. Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode with the PWRMGT\_ALERT Signal**



\*The external PMBus master must poll the state of the PWRMGT\_ALERT pin periodically, at an interval not longer than 100 ms until the PWRMGT\_ALERT signal is asserted.

**Note:**

(1) The following are the details of the alert response address (ARA) flow:

- (a) When operating in the slave mode with PWRMGT\_ALERT PMBus connection, the slave device uses the PWRMGT\_ALERT signal to indicate the master device that an update is required.
- (b) Upon reception of the PWRMGT\_ALERT signal, the external master device uses the ARA flow to determine which slave device has asserted the PWRMGT\_ALERT signal.
- (c) The ARA flow is one-byte, broadcast read from the master device to the reserved Alert Response Address (0x0C).
- (d) The slave device that has asserted the PWRMGT\_ALERT signal responds to this ARA flow with its address.
- (e) The slave device de-asserts the PWRMGT\_ALERT signal after providing its address. The external master device uses the address provided to communicate with the correct slave device.

**Table 23. Stage Flow for the External PMBus Master when the PWRMGT\_ALERT Signal is Asserted and STATUS\_BYTE=0**

Sequence	SDM	PMBus Master	Notes
1	Asserts the PWRMGT_ALERT signal	—	—
2	—	Detects the PWRMGT_ALERT signal	—
3	—	Initiates the ARA flow	—
4	Responds to the ARA flow and provides its address	—	Only the device which has asserted the PWRMGT_ALERT signal in step 1 responds to the ARA flow by providing its address.
5	De-asserts the PWRMGT_ALERT signal	—	The PWRMGT_ALERT signal is only de-asserted after the SDM responds with its address in the ARA flow.
6	—	Reads the STATUS_BYTE	—
7	Returns STATUS_BYTE=0	—	Indicates the FPGA voltage requires an update.
8	—	Sends CLEAR_FAULTS	—
9	—	Sends VOUT_COMMAND	The VOUT_COMMAND must be received by the SDM within 200ms after the

*continued...*

Sequence	SDM	PMBus Master	Notes
			PWRMGT_ALERT signal is asserted. Failure to meet this requirement causes configuration error. <sup>(14)</sup>
10	Receives the VOUT_COMMAND, responds with the target voltage	—	Calculated based on the temperature, the VID fuse and the coefficient for the direct format (you need to specify this input).
11	—	Sets the voltage regulator to the target voltage in step size not greater than 10mV/10ms step	—

**Table 24. Stage Flow for the External PMBus Master when the PWRMGT\_ALERT Signal is Asserted and STATUS\_BYTE is not equals to 0**

Sequence	SDM	PMBus Master	Notes
1	Asserts the PWRMGT_ALERT signal	—	The SDM detects fault and asserts the PWRMGT_ALERT signal. <sup>(15)</sup>
2	—	Detects the PWRMGT_ALERT signal	—
3	—	Initiates the ARA flow	—
4	Responds to the ARA flow and provides its address	—	Only the device which has asserted the PWRMGT_ALERT signal in step 1 responds to the ARA flow by providing its address.
5	De-asserts the PWRMGT_ALERT signal	—	The PWRMGT_ALERT signal is only de-asserted after the SDM responds with its address in the ARA flow.

**continued...**

<sup>(14)</sup> When there is an error triggered by the SDM because it did not receive the VOUT\_COMMAND within the specified time, you must power cycle the device to recover from the error. If you do not power cycle the device to recover from the error, you cannot configure the device successfully.


<sup>(15)</sup> The following faults can raise the PWRMGT\_ALERT signal:

- PMBUS\_ERR\_RD\_TOO\_MANY\_BYTES (Error with the length of the PMBus/I2C message length)
- PMBUS\_ERR\_WR\_TOO\_MANY\_BYTES (Error with the length of the PMBus/I2C message length)
- PMBUS\_ERR\_UNSUPPORTED\_CMD (VOUT\_COMMAND, VOUT\_MODE, READ\_STATUS, and CLEAR\_FAULTS are the only supported commands in the PMBUS Slave Mode)
- PMBUS\_ERR\_READ\_FLAG (Received duplicate command before being able to respond to the first command)
- PMBUS\_ERR\_INVALID\_DATA (Invalid or malformed PMBus/I2C message)

If any of the above errors are detected, the PWRMGT\_ALERT signal is raised and bit 1 of the status register is set.

Sequence	SDM	PMBus Master	Notes
6	—	Reads the STATUS_BYTE	—
7	Returns the STATUS_BYTE when not equal to 0	—	Indicates that other fault has occurred
8	—	Sends CLEAR_FAULTS	To reset the STATUS_BYTE.
9	—	Reads the STATUS_BYTE	To confirm that STATUS_BYTE=0.
10	—	External master to handle the faults	—

**Figure 26. Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram with PWRMGT\_ALERT**



The Intel Agilex 7 devices in the PMBus slave mode sends the VOUT\_COMMAND value in the direct format only. To read the actual voltage value, use the following equation to convert the VOUT\_COMMAND value from the Intel Agilex 7 devices.

**Figure 27. Direct Format Equation**

$$X = \frac{1}{m} (Y \times 10^{-R} - b)$$

The equation shows how to convert the direct format value where:

- X, is the calculated, real value in mV;
- m, is the slope coefficient, a 2-byte two's complement integer;
- Y, is the 2-byte two's complement integer received from the Intel Agilex 7 devices;
- b, is the offset, a 2-byte two's complement integer;
- R, is the exponent, a 1-byte two's complement integer

The following example shows how an external power management controller retrieves values from the Intel Agilex 7 devices. Coefficients used in the VOUT\_COMMAND are as follows:

- m = 1
- b = 0
- R = 0



If the external power management controller retrieved a value of 0384h, it is equivalent to the following:

$$X = (1/1) \times (0384h \times 10^{-0} - 0) = 900 \text{ mV} = 0.90 \text{ V}$$

### 5.1.2.3. Fail Safe Mechanism

If a miscommunication situation happens between the FPGA device and the external voltage regulator, the voltage regulator might be supplying unexpected voltage to the FPGA device.

To avoid voltage supply issue to the FPGA device, a safety net check processing is implemented in the Intel Quartus Prime software against your input setting (coefficient value—m, b, r for the direct mode and N for the linear mode) in the power management GUI.

The fail safe mechanism detects the early issue during the configuration phase, before the PMBus communication is established with the voltage regulator, prior to any voltage adjustment. If an error occurred, configuration is unsuccessful.

The Intel Quartus Prime software maintains a list of Intel validated voltage regulator's coefficient values. During configuration, the firmware performs the calculation and conversion based on the information of your selected voltage regulator in the Intel Quartus Prime GUI to obtain the respective voltage regulator data, using the PMBus Direct or Linear format formula. The calculated data is then compared against the Intel's maintained voltage regulator information in the Intel Quartus Prime software. If there is no matching data, configuration fails and the `VOUT_COMMAND` is not sent. However, this safety net check is not applicable when you select the voltage regulator type as "Other" in the Intel Quartus Prime GUI.

### 5.1.2.4. Fault Management and Error Reporting

The SDM firmware has the capability to detect error, fault, or warning in the PMBus throughout the initialization and monitor states. The firmware analyzes any error and put it into the Error Message Queue (EMQ). During configuration, the `CONFIG_STATUS` mailbox command notifies you about the error.


In the master mode while running the monitor state, the SDM firmware queries the voltage regulator with a `STATUS_BYTE` command for every 500 ms. If the value returned from the `STATUS_BYTE` is not equal to zero, it indicates an error, fault, or warning within the voltage regulator. This firmware reports the error through the EMQ and assert the `SEU_ERROR` pin to notify you of this error.

The SDM firmware asserts the `PWRMGT_ALERT` signal whenever there is an error occurred. The external PMBus master has to initiate the ARA flow to handshake with the FPGA to read the error from the firmware.

#### The `STATUS_BYTE` Polling

The `STATUS_BYTE` polling is an optional feature. By default, the `STATUS_BYTE` polling is disabled when choosing slave device type "Other" and enabled when selecting voltage regulator listed in the Intel Quartus Prime software. To change the setting of the `STATUS_BYTE` polling, refer to the *Specifying Power Management and VID Parameters and Option* section and Table: *Power Management and VID Parameters*.

**Figure 28. Fault Management and Error Reporting**



**Note:** The polling of the `STATUS_BYTE` every 500 ms in the master mode is applicable when you select the voltage regulator that has been validated by Intel. If you select "Others" in the Intel Quartus Prime GUI, the `STATUS_BYTE` polling is disabled.

The following table shows the error of the `STATUS_BYTE` based on the return bit.

**Table 25. STATUS\_BYTE Error Definition**

Command	Error Definition
STATUS_BYTE (78h)	Bit[7]: Busy, unable to respond
	Bit[6]: Off, not enabled
	Bit[5]: Output over voltage fault occurred
	Bit[4]: Output over current fault occurred
	Bit[3]: Input under voltage fault occurred
	Bit[2]: Temperature fault or warning occurred
	Bit[1]: Communication, memory, or logic fault occurred
	Bit[0]: The fault occurred that are not listed above

Each bit returns from the `STATUS_BYTE` indicate a different error occurring in the voltage regulator and firmware reports each of them into the EMQ. For example, a value of `0x6` (`b'0000_0110`) returns from the `STATUS_BYTE` read reports that the voltage regulator is having communication, memory, or logic fault and temperature fault or warning asserted, the firmware inputs there 2 error entries into the EMQ for each of the error or fault occurred.

You must program non-volatile memory (NVM) in the voltage regulator correctly to ensure the error flag is not asserted incorrectly for the expected operating condition.

For Intel Agilex 7 SmartVID devices,  $V_{CC}$  and  $V_{CCP}$  operate within the 0.70 V to 0.90 V voltage range. The following is the example settings that works for this voltage range. You may revise the settings based on your system requirements.

```

VOUT_OV_WARN_LIMIT to VID_MAX 920mV
VOUT_OV_FAULT_LIMIT to VID_MAX 930mV
VOUT_MAX to VID_MAX 950mV
VOUT_UV_WARN_LIMIT to VID_MIN 690mV
VOUT_UV_FAULT_LIMIT to VID_MIN 680mV
  
```

Limit should be wider or larger than the expected operating conditions, but within the absolute maximum rating for the device. For more information, refer to the *Intel Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series*.


### 5.1.3. Temperature Compensation

Intel Agilex 7 devices are able to compensate for performance degradation at colder temperatures by raising the voltage. While raising the voltage increases the dynamic power consumption, the increase in dynamic power consumption is countered by lower leakage at cold temperatures, thus enabling total power consumption at cold temperatures to still be equal or lower than at hot temperatures.

The SmartVID feature supports this dynamic voltage adjustment. The SDM Power Manager checks for local temperature sensor changes and updates the new VID value with voltage step not more than 5 mV if the temperature crosses the threshold point.

**Figure 29. Temperature Compensation for SmartVID for Intel Agilex 7 Devices—Preliminary**

The SDM monitors the temperature, normally at every 100 ms, and adjusts the voltage by communicating with the power management system. Dynamic voltage adjustment is made by the SDM after the sensor detects the temperature setting changes for every  $20 \pm 5$  °C.



### 5.1.4. Intel Agilex 7 Power Management and VID Implementation Guide

The Intel Agilex 7 SDM Power Management Firmware manages the SmartVID configuration and enables the FPGA to power up before you can access the FPGA.

The Intel Agilex 7 Power Management and VID interface is installed as part of the Intel Quartus Prime software.

#### 5.1.4.1. Specifying Power Management and VID Parameters and Options

1. Create an Intel Quartus Prime project using the **New Project Wizard** available from the File menu.
2. On the **Assignments** menu, click **Device**.
3. On the **Device** dialog box, click **Device and Pin Options**.

4. On the **Device and Pin Options** dialog box, click **Configuration**.
5. On the **Configuration** page, specify the **VID Operation mode**. There are two modes available—PMBus Master and PMBus Slave.
6. The PMBus modes consist of these pins—PWMGT\_SDA, PWMGT\_SCL, and PWRMGT\_ALERT. To configure these pins, on the **Configuration** page, click **Configuration Pin Options**. The PWRMGT\_ALERT pin is only available and is required to be used in the slave mode. For the configuration pin parameters, refer to Table: *Configuration Pin Parameters*.
7. On the **Configuration Pin** dialog box, assign the appropriate SDM\_IO pin to the power management pins. Click **OK**.
8. On the **Device and Pin Options** dialog box, click **Power Management and VID** to specify the device settings if your device is in the PMBus Master mode. Click **OK**. For the power management and VID parameters, refer to Table: *Power Management and VID Parameters*.

This completes the SmartVID setup for the Intel Agilex 7 device.

#### 5.1.4.1.1. Configuration Pin Parameters

**Table 26. Configuration Pin Parameters**

Use the parameter editor to configure these options.

Parameters	Value	Description
Use PWRMGT_SCL output	SDM_IO0	This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode. Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO14 pin for this parameter.
	SDM_IO14	
Use PWRMGT_SDA output	SDM_IO11	This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode. Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO11 pin for this parameter.
	SDM_IO12	
	SDM_IO16	
Use PWRMGT_ALERT output	SDM_IO0	This is a required PMBus interface for the power management when the VID operation mode is the PMBus Slave mode. Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO12 pin for this parameter.
	SDM_IO12	

#### 5.1.4.1.2. Power Management and VID Parameters

You can use the following parameters to configure the Power Management and VID interface if the VID operation is in the PMBus Master mode.

**Table 27. Power Management and VID Parameters**

Parameters	Value	Description
Bus speed mode <sup>(16)</sup>	100 KHz	Bus speed mode of PMBus interface when operating in the PMBus Master mode.
	400 KHz	
STATUS_BYTE polling	Enable	By enabling the STATUS_BYTE polling in the master mode, the firmware sends the STATUS_BYTE command for every 500 ms. This allows the firmware to analyze the error and put it into the EMQ.
	Disable	
Slave device type <sup>(16)</sup>	ISL682XX	Supported device types. Intel recommends you to use one of the slave device type listed in the drop-down menu that has been tested with the Intel FPGA tools. If you are not using one of the slave device type listed in the drop-down menu, select <b>Other</b> option. When you select <b>Other</b> option, refer to Table: <i>SmartVID Regulator Requirements</i> , Table: <i>Supported Voltage Output Format for F-Series and I-Series Devices with -V, -E, and -X Power Options</i> , and Table: <i>Supported Commands for the PMBus Master Mode</i> for the voltage regulator requirements details.
	LTC3888	
	LTM4677	
	Other	
Device address in PMBus Slave mode <sup>(17)</sup>	7-bit hexadecimal value	Device address in the PMBus Slave mode.
Number of slave device	1 to 7, or All	Indicates the number of voltage regulator in the system.
Slave device_0 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address. This parameter must be non-zero when you are using the PMBus Master mode.
Slave device_1 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_2 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_3 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_4 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_5 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_6 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_7 address <sup>(16)</sup>	7-bit hexadecimal value	External power regulator address.
Voltage output format <sup>(16), (18)</sup>	Direct format	The voltage output format when the operation mode is PMBus Master.

*continued...*

<sup>(16)</sup> This parameter is used for the PMBus Master mode.

<sup>(17)</sup> This parameter is used for the PMBus Slave mode.

Parameters	Value	Description
	Linear format	<p>If the voltage output format is the Direct format, you must set the following parameters:</p> <ul style="list-style-type: none"> <li>• Direct format coefficient m</li> <li>• Direct format coefficient b</li> <li>• Direct format coefficient R</li> </ul> <p>If the voltage regulator is the Linear format, you must set the Linear format N parameter. <sup>(19)</sup></p> <p>For more information about the parameters, refer to your selected voltage regulator data sheet.</p> <p>For all voltage output format, you must also select the correct "translated voltage output unit".</p>
Direct format coefficient m <sup>(16)</sup>	Signed integer: -32768 to 32767	Direct format coefficient m of the slave device type when the operation mode is PMBus Master.
Direct format coefficient b <sup>(16)</sup>	Signed integer: -32768 to 32767	Direct format coefficient b of the slave device type when the operation mode is PMBus Master.
Direct format coefficient R <sup>(16)</sup>	Signed integer: -128 to 127	Direct format coefficient R of the slave device type when the operation mode is PMBus Master.
Linear format N <sup>(16)</sup>	Signed integer: -16 to 15	Output voltage command when the voltage output format is set to the Linear format.
Translated voltage value unit <sup>(16)</sup>	millivolts	Indicates the translated output voltage is in millivolts (mV) or volts (V).
	volts	
Enable PAGE command <sup>(16)</sup>	Enable	By enabling the PAGE command, the FPGA PMBus Master uses the PAGE command to set all the output channels (0xFF) on registered regulator modules to respond to VOUT_COMMAND. If only specified output channels on registered regulator modules must respond to VOUT_COMMAND, enter the corresponding page value (0x00 – 0xFF).
	Disable	

### 5.1.4.1.3. Power Management and VID Interface QSF Constraint Guide

You can specify the **Power Management and VID** parameters and options through QSF constraints command.

<sup>(18)</sup> The Auto Discovery format is no longer available in the GUI selection for the Intel Agilex 7 devices starting from the Intel Quartus Prime software version 22.2 onwards. When migrating your design project from the Intel Quartus Prime software version 22.1 (or older) to the Intel Quartus Prime software version 22.2 (or later), you can select either the Direct format or Linear format listed in the GUI.

<sup>(19)</sup> N is the exponent of a 5-bit two's complement integer.

For the configuration pin parameters, refer to Table: *Configuration Pin Parameters*. For the power management and VID parameters, refer to Table: *Power Management and VID Parameters*.

The following is the example of the VID parameter settings in the QSF. The value maybe different based on your usage and choice of voltage regulator.

### Example 1. Specifying the Power Management and VID Parameters through QSF Constraints

```
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_PWRMGT_SCL SDM_IO14
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE LTM4677
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS41
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS42
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS43
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS44
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS45
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS46
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS47
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS48
set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE ON
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-12"
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS
set_global_assignment -name PWRMGT_PAGE_COMMAND_PAYLOAD xx
```

## 5.2. DSP and M20K Power Gating

Intel Agilex 7 devices support power gating for both DSP blocks and M20K memory blocks. By default, the Intel Quartus Prime software automatically configures unused DSP blocks and M20K memory blocks to be power gated.

### 5.3. Clock Gating

Clock gating can be used to reduce dynamic power consumption. When an application is idle, its clock can be gated temporarily and ungated based on wake-up events. This is done using user logic to enable or disable the programmable clock routing.

You can perform dynamic power reduction by gating the clock signals of any circuitry not used by the design in the Intel Agilex 7 devices.

Clock networks can be gated using one of the following methods:

#### Root Clock Gate

You can dynamically gate each clock network at the root level using the Clock Control Intel FPGA IP Core.

#### Sector Clock Gate

You can dynamically gate each clock network at the clock sector level using the Clock Control Intel FPGA IP Core.

#### I/O PLL Clock Gate

You can dynamically gate each output counter of the Intel Agilex 7 I/O PLLs using IOPLL Reconfiguration.

Clock gating a large portion of your FPGA design could cause significant current change over a short time period when the gated circuitry is enabled or disabled. The maximum current step resulting from this clock gating should be sized such that it does not create noise exceeding the maximum allowed AC noise specification, as determined by the PDN decoupling design on your PCB. You can control the current step size by dividing a large gated area into smaller sub-regions and staging those regions to enter or exit power gating sequentially.

For more details, refer to the *Clock Gating* section in the *Intel Agilex 7 Clocking and PLL User Guide: F-Series and I-Series*.

#### Related Information

- [Intel Agilex 7 Clocking and PLL User Guide: F-Series and I-Series](#)  
Provides more information about clock gating for F-Series and I-Series FPGAs.
- [Intel Agilex 7 Clocking and PLL User Guide: M-Series](#)  
Provides more information about clock gating for M-Series FPGAs.

### 5.4. Power Sense Line

Intel Agilex 7 devices support the power sense line feature. `VCCLSENSE` and `GNDSENSE` pins are differential remote sense pins used to monitor the  $V_{CC}$  power supply.

You must connect the `VCCLSENSE` and `GNDSENSE` pins to the remote sense inputs for the regulator supplying  $V_{CC}$  rail that supports the remote voltage sensing feature.



## 5.5. Power Optimization Techniques in the Intel Quartus Prime Software

The Intel Quartus Prime software offers power-driven compilation to fully optimize device power consumption.

Power-driven compilation focuses on reducing the design's total power consumption in synthesis and place-and-route stages. For detailed information, refer to the *Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization*.

### Related Information

[Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization](#)

## 6. Document Revision History for the Intel Agilex 7 Power Management User Guide

Document Version	Changes
2023.07.17	<ul style="list-style-type: none"> <li>Added the STATUS_BYTE polling parameter in Table: <i>Power Management and VID Parameters</i>.</li> <li>Updated the <i>Power-Up Sequence Requirements</i> section.</li> <li>Updated the <i>Fault Management and Error Reporting</i> section.</li> <li>Updated <i>The STATUS_BYTE Polling</i> section.</li> <li>Updated Figure: <i>Flow between the PMBus Voltage Regulator and FPGA in the PMBus Master Mode</i>.</li> <li>Updated Figure: <i>Fault Management and Error Reporting</i>.</li> </ul>
2023.07.05	<ul style="list-style-type: none"> <li>Updated the ALERT_n guidelines in the <i>Fault Management and Error Reporting</i> section.</li> <li>Updated Table: <i>Voltage Rails Group for the Intel Agilex 7 M-Series Devices</i>.</li> <li>Removed the note about restricted support for Intel Agilex 7 M-Series FPGAs.</li> </ul>
2023.04.03	<ul style="list-style-type: none"> <li>Added support for Intel Agilex 7 M-Series FPGAs.</li> <li>Added guidelines for reading the R-Tile local temperature sensor.</li> <li>Updated the <i>Power-Up Sequence Requirements</i> section.</li> <li>Updated the <i>Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing</i> section.</li> <li>Updated the <i>Power-On Reset</i> section.</li> <li>Updated the <i>Power Supplies Monitored by the POR Circuitry</i> section.</li> <li>Updated the <i>SmartVID Standard Power Devices</i> section.</li> <li>Updated the <i>PMBus Slave Mode</i> section.</li> <li>Updated Table: <i>Power Rails Floating Voltage for the Intel Agilex 7 F-Series and I-Series</i>.</li> <li>Updated Table: <i>The PMBus Master and Slave Modes Interfaces for the Intel Agilex 7 Devices</i>.</li> <li>Updated the <i>Specifying Power Management and VID Parameters and Options</i> section.</li> <li>Updated Table: <i>Power Management and VID Parameters</i> to include the supported voltage output format.</li> <li>Updated the description of the <i>Use PWRMGT_ALERT output</i> parameter in Table: <i>Configuration Pin Parameters</i>.</li> <li>Updated Figure: <i>PMBus Slave Mode</i>.</li> <li>Updated Figure: <i>Fault Management and Error Reporting</i>.</li> <li>Updated the topic about the temperature sensor locations: <ul style="list-style-type: none"> <li>Updated the temperature sensing diode locations figure to show all possible locations for all Intel Agilex 7 devices.</li> <li>Added tables listing the availability of the temperature sensors in different Intel Agilex 7 series, densities, and packages.</li> </ul> </li> <li>Removed Table: <i>Stage Flow for the External PMBus Master without the PWRMGT_ALERT Signal and STATUS_BYTE=0</i>.</li> <li>Removed Table: <i>Stage Flow for the External PMBus Master without the PWRMGT_ALERT Signal and STATUS_BYTE is not Equal to 0</i>.</li> <li>Removed Figure: <i>Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode without PWRMGT_ALERT</i>.</li> <li>Removed Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram without the PWRMGT_ALERT Signal</i>.</li> <li>Retitled the document from <i>Intel Agilex™ 7 Power Management User Guide: F-Series and I-Series to Intel Agilex 7 Power Management User Guide</i>.</li> </ul>

continued...

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

Document Version	Changes
2023.02.20	<ul style="list-style-type: none"> <li>Added the AGI 041 device.</li> <li>Updated product family name to "Intel Agilex 7".</li> <li>Retitled the document from <i>Intel Agilex F-Series and I-Series Power Management User Guide</i> to <i>Intel Agilex 7 Power Management User Guide: F-Series and I-Series</i>.</li> </ul>
2022.12.19	<ul style="list-style-type: none"> <li>Added the <i>Floating Voltage</i> section.</li> <li>Updated the document title from <i>Intel Agilex Power Management User Guide</i> to <i>Intel Agilex F-Series and I-Series Power Management User Guide</i>.</li> <li>Updated the VID-fused value in the <i>SmartVID Feature Implementation in Intel Agilex Devices</i> section.</li> <li>Updated the <i>PMBus Master Mode</i> section.</li> <li>Updated the default value of the VOUT_MODE command and the PMBus transaction type of the CLEAR_FAULTS command in Table: <i>Supported Commands for the PMBus Master Mode</i>.</li> </ul>
2022.09.06	Updated the <i>Multi-Master Mode</i> section.
2022.08.08	Updated the F-tile and R-tile bank names for location 7 in the table listing the local temperature sensor locations and corresponding transceiver bank names.
2022.06.21	<ul style="list-style-type: none"> <li>Updated the topic about the temperature sensor locations: <ul style="list-style-type: none"> <li>Updated the list of devices for each location diagram.</li> <li>Added a table listing the local temperature sensor locations and corresponding transceiver bank names.</li> </ul> </li> <li>Updated Table: <i>Voltage Rails Group</i>.</li> <li>Updated Figure: <i>Flow between the PMBus Voltage Regulator and FPGA in the PMBus Master Mode</i>.</li> </ul>
2022.05.27	Removed instances of Enpirion from <i>Choosing a Power Tree</i> and <i>Power Generation</i> sections and <i>Power Management and VID Parameters</i> table.
2022.04.15	<ul style="list-style-type: none"> <li>Updated the <i>Power-Up Sequence Requirements</i> section to include details for the V<sub>CCBAT</sub> power supply.</li> <li>Removed the V<sub>CCBAT</sub> power supply from the <i>Power Supplies Monitored by the POR Circuitry</i> section.</li> </ul>
2022.04.04	<ul style="list-style-type: none"> <li>Added the <i>Fail Safe Mechanism</i> section.</li> <li>Added the <i>Fault Management and Error Reporting</i> section.</li> <li>Added Figure: <i>Flow between the PMBus Voltage Regulator and FPGA in the PMBus Master Mode</i>.</li> <li>Updated the <i>Clock Gating</i> section.</li> <li>Updated the <i>Intel Agilex Power Management and VID Interface QSF Constraint Guide</i> section.</li> <li>Updated Figure: <i>Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode without PWRMGT_ALERT</i>.</li> <li>Updated the V<sub>CCH_FGT_GXF</sub> and V<sub>CCEHT_FHT_GXF</sub> power rails in Table: <i>Voltage Rails Group</i>.</li> <li>Updated Table: <i>Power Management and VID Parameters</i> to include ISL682XX voltage regulator.</li> <li>Updated the descriptions of the figures showing the temperature sensing diode locations to clarify that each figure shows the top view of the die. In the Intel Quartus Prime Chip Planner, the view is flipped.</li> </ul>
2022.01.25	Updated the topic that shows the temperature sensor locations to clarify that the figures show the top view of the devices as shown in the Intel Quartus Prime Chip Planner.
2021.12.13	Updated the VCCRCORE pin name.
2021.10.29	<ul style="list-style-type: none"> <li>Added Table: <i>Power Rails Status for Intel Agilex Devices</i>.</li> <li>Added Table: <i>Stage Flow for the External PMBus Master without the PWRMGT_ALERT Signal and STATUS_BYTE=0</i>.</li> <li>Added Table: <i>Stage Flow for the External PMBus Master without the PWRMGT_ALERT Signal and STATUS_BYTE is not Equal to 0</i>.</li> <li>Added Figure: <i>Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode with PWRMGT_ALERT</i>.</li> <li>Added Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram without the PWRMGT_ALERT Signal</i>.</li> </ul>
<b>continued...</b>	

Document Version	Changes
	<ul style="list-style-type: none"> <li>• Added Figure: <i>Handshake Flow between the External PMBus Master and FPGA in the PMBus Slave Mode without PWRMGT_ALERT</i>.</li> <li>• Updated Table: <i>Comparison of Intel FPGA Power and Thermal Calculator and Intel Quartus Prime Power Analyzer Capabilities</i>.</li> <li>• Updated Table: <i>Supported Commands for the PMBus Master Mode</i>.</li> <li>• Updated Table: <i>Stage Flow for the External PMBus Master when the PWRMGT_ALERT Signal is Asserted and STATUS_BYTE=0</i>.</li> <li>• Updated Table: <i>Stage Flow for the External PMBus Master when the PWRMGT_ALERT Signal is Asserted and STATUS_BYTE is not equals to 0</i>.</li> <li>• Updated Table: <i>Configuration Pin Parameters</i>.</li> <li>• Updated Table: <i>Power Management and VID Parameters</i>.</li> <li>• Updated Table: <i>Local Temperature Sensor Locations and Equivalent Remote TSD Pin Names</i>.</li> <li>• Updated Figure: <i>PMBus Slave Mode</i>.</li> <li>• Updated Figure: <i>Temperature Sensing Diode Locations—Intel Agilex AGF 006 and AGF 008</i>.</li> <li>• Updated Figure: <i>Temperature Sensing Diode Locations—Intel Agilex AGF 012, AGF 014, AGF019, AGF 022, AGF023, AGF 027, AGI019, AGI 022, AGI023, and AGI 027</i>.</li> <li>• Updated the <i>Intel Agilex Power Management Overview</i> section.</li> <li>• Updated the <i>Catastrophic Trip Signal</i> section.</li> <li>• Updated the <i>Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing</i> section.</li> <li>• Updated the <i>Power-Down Sequence Requirements for Intel Agilex Devices with E-Tile</i> section.</li> <li>• Updated the <i>SmartVID Standard Power Devices</i> section.</li> <li>• Updated the <i>PMBus Master Mode</i> section.</li> <li>• Updated the <i>PMBus Slave Mode</i> section.</li> <li>• Updated the <i>Specifying Power Management and VID Parameters and Options</i> section.</li> <li>• Removed the <i>Intel Agilex Power Management and VID Interface Getting Started</i> section and merged the content into the <i>Intel Agilex Power Management and VID Implementation Guide</i> section.</li> <li>• Removed Figure: <i>External PMBus Master Software Flow</i>.</li> </ul>
2021.07.02	<ul style="list-style-type: none"> <li>• Updated the <i>SmartVID Standard Power Devices</i> section.</li> <li>• Updated the <i>SmartVID Feature Implementation in Intel Agilex Devices</i> section.</li> <li>• Updated the <i>SDM Power Manager</i> section.</li> <li>• Updated the <i>Temperature Compensation</i> section.</li> <li>• Updated Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram</i>.</li> <li>• Updated Figure: <i>Temperature Compensation for SmartVID for Intel Agilex Devices</i>.</li> </ul>
2021.06.09	<ul style="list-style-type: none"> <li>• Updated the catastrophic trip signal information. The signal now drives low when the temperature is higher than 120°C.</li> </ul>
2021.04.13	<ul style="list-style-type: none"> <li>• Added information for temperature sensors in R-tile and F-tile transceivers.</li> <li>• Added the <i>Multi-Master Mode</i> section.</li> <li>• Added reference to the <i>Intel Stratix® 10 and Intel Agilex SmartVID Debug Checklist</i>.</li> <li>• Added reference to the <i>Intel FPGA Power and Thermal Calculator Standalone and Intel FPGA Power and Thermal Calculator User Guide</i>.</li> <li>• Updated the <i>Intel FPGA Power and Thermal Calculator</i>.</li> <li>• Updated the <i>SmartVID Standard Power Devices</i> section to include the -X power option.</li> <li>• Updated Table: <i>Supported Voltage Output Format for Intel Agilex Devices with the -V, -E, and -X Power Options</i>.</li> <li>• Updated the description of the slave device type and voltage output format parameters in Table: <i>Power Management and VID Parameters</i>.</li> <li>• Updated Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram</i>.</li> <li>• Updated Figure: <i>External PMBus Master Software Flow</i>.</li> <li>• Removed VCCBAT from Table: <i>Voltage Rails Group</i>.</li> <li>• Removed the H-tile support.</li> </ul>
<b>continued...</b>	

Document Version	Changes
2021.02.08	<ul style="list-style-type: none"> <li>Updated the topic about the voltage monitoring system to clarify about internal high-voltage rails.</li> <li>Added VCCR_CORE (channel 5) to the figure showing the Intel Agilex voltage sensor.</li> <li>Corrected the TSD location numbers for reading the temperatures of the HPS and SDM blocks.</li> <li>Updated the footnotes to the table that lists the local temperature sensor locations to clarify that channel 0 returns the highest temperature in a location for any location that has more than one TSD.</li> <li>Added the temperature sensor error codes.</li> <li>Added the Temperature Reading design example section.</li> </ul>
2020.11.11	Updated the footnote for VCCA_PLL and VCCR_CORE in Table: <i>Voltage Rails Group</i> .
2020.10.19	<ul style="list-style-type: none"> <li>Updated the SmartVID value and SmartVID programmed value terms to VID-fused value.</li> <li>Added the <i>Power-Down Sequence Requirements for Intel Agilex Devices with E-Tile or H-Tile</i> section.</li> <li>Updated the <i>Power-Up Sequence Requirements</i> section to include details about the power-down sequence for E-tile and H-tile devices.</li> <li>Updated the <i>SDM Power Manager</i> section.</li> <li>Updated the <i>PMBus Slave Mode</i> section.</li> <li>Updated the <i>Temperature Compensation</i> section.</li> <li>Updated Table: <i>Voltage Rails Group</i>.</li> <li>Updated Table: <i>Power Management and VID Parameters</i> to update the description of the <i>Slave device type</i> and <i>Enable PAGE command</i> parameters.</li> <li>Added Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram</i>.</li> <li>Added Figure: <i>Power-Down Sequence for Intel Agilex Devices with H-Tile</i>.</li> <li>Added Figure: <i>Power-Down Sequence for Intel Agilex Devices with E-Tile</i>.</li> <li>Updated Figure: <i>Temperature Compensation for SmartVID for Intel Agilex Devices</i>.</li> <li>Removed note (2) from Figure: <i>External PMBus Master Software Flow</i>.</li> <li>Updated <i>Example 1—Specifying the Power Management and VID Parameters through QSF Constraints</i>.</li> <li>Updated the voltage monitor range to up to 1.10 V.</li> <li>Updated the figure showing the voltage monitor 7-bit unipolar transfer function.</li> <li>Updated the table that provides an overview of the local and remote temperature sensors.</li> <li>Updated the topic about the local temperature sensors.</li> <li>Updated the figures showing the TSD locations.</li> <li>Updated the table listing the temperature sensor locations, channels, and remote TSD pin names.</li> <li>Updated the topic about retrieving the local temperature sensor reading.</li> <li>Added guidelines topic about calibrating the external temperature sensing chip.</li> <li>Renamed "Mailbox Avalon ST Client Intel FPGA IP" to "Mailbox Client with Avalon Streaming Interface Intel FPGA IP".</li> </ul>
2020.04.22	<ul style="list-style-type: none"> <li>Added the <i>Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing</i> section.</li> <li>Added the F-tile and R-tile power rails in the <i>Voltage Rails Group</i> table.</li> <li>Added VCCR_CORE power supply to the <i>Power Supplies Monitored by the POR Circuitry</i> section.</li> <li>Added the <i>Supported Voltage Output Format for Intel Agilex Devices with the -V and -E Power Options</i> table.</li> <li>Updated the table that provides an overview of the local and remote temperature sensors to clarify that the local temperature sensor operates only in user mode.</li> <li>Updated the topic about the temperature sensor channels and locations: <ul style="list-style-type: none"> <li>Updated the description from using "channels" to "locations".</li> <li>Updated the diagram showing the sensor locations.</li> <li>Updated the table listing the sensor locations and equivalent remote TSD pins.</li> </ul> </li> <li>Added topic about retrieving the local temperature sensor reading.</li> <li>Updated the voltage monitor design guidelines to add VSIGP and VSIGN pins guideline.</li> <li>Added the E-tile transceiver local temperature sensor design guidelines.</li> </ul>
<i>continued...</i>	

Document Version	Changes
2020.02.06	<ul style="list-style-type: none"> <li>• Updated the <i>PMBus Slave Mode</i> section.</li> <li>• Added <math>V_{CC\_HSSI\_GXE}</math>, <math>V_{CCRTPLL\_GXE}</math>, <math>V_{CCR\_CORE}</math>, <math>V_{CCIO\_PIO\_SDM}</math>, and <math>V_{CCBAT}</math> power rails to the <i>Voltage Rails Group</i> table.</li> <li>• Removed <math>V_{CCRTPLL\_CR3\_GXE}</math> and <math>V_{CCM\_WORD}</math> power rails from the <i>Voltage Rails Group</i> table.</li> <li>• Removed the <i>Power Distribution</i> section.</li> </ul>
2019.10.04	<ul style="list-style-type: none"> <li>• Changed the Early Power Estimator (EPE) tool name to Intel FPGA Power and Thermal Calculator.</li> <li>• Added the <i>Intel Agilex Power Management and VID Interface QSF Constraint Guide</i> section.</li> <li>• Added ED8401, EM21XX, and EM22XX device selection in the slave device type parameters in the <i>Power Management and VID Parameters</i> table.</li> <li>• Updated the power optimization information in the <i>Intel Agilex Power Management Overview</i> section.</li> <li>• Updated the <i>Early Power Estimator (EPE)</i> section.</li> <li>• Updated the <i>Power Supplies Monitored by the POR Circuitry</i> section to remove the note on powering up <math>V_{CCBAT}</math> when not using the volatile key.</li> <li>• Updated the <i>SmartVID Standard Power Devices</i> section to update the voltage value for <math>V_{CC}</math> and <math>V_{CCP}</math> during power up.</li> <li>• Updated the <math>V_{CCA\_PLL}</math> power rail from Group 2 to Group 3 in the <i>Voltage Rails Group</i> table.</li> <li>• Updated the <i>Stage Flow for the External Power Management Controller in the PMBus Slave Mode</i> figure.</li> <li>• Changed the voltage and temperature sensors IP support from Temperature Sensor and Voltage Sensor IPs to Mailbox Client and Mailbox Avalon ST IPs.</li> <li>• Updated the <i>Local Temperature Sensor</i> topic to add information about the catastrophic trip (<math>nCATTRIP</math>) signal.</li> <li>• Added reference to the <i>Intel Agilex Design Guideline Training: IBIS AMI Link Simulation, PDN, EMIF Layout Guidelines</i>.</li> <li>• Removed the <i>Power Dissipation and Thermal Considerations</i> section.</li> </ul>
2019.04.02	Initial release.