



About

= Input Box

TERMS OF USE

Step 1: Operating Specifications

LM5143A-Q1

Single Output - 4 Phases ☐

Input Voltage - Min, $V_{IN(min)}$ 30 V

Input Voltage - Nom, $V_{IN(nom)}$ 49 V

Input Voltage - Max, $V_{IN(max)}$ 50 V

Output Voltage, V_{OUT} 15 V

Full Load Output Current, I_{OUT} 70 A

Switching Frequency, F_{SW} 2200 kHz

Frequency Set Resistor, R_T 10 k Ω

Ambient Temperature, T_A 25 °C

Step 2: Current Sense Resistors

Shunt current sensing

Required I_{OC} Setpoint at $V_{IN(nom)}$ 30 A

Recommended Sense Resistance 7.4 m Ω

Sense Resistance, R_S 2 m Ω

Min Inductor Sat Current, $I_{L(SAT)}$ 36.5 A

Max power loss in shunt 2.42 W

$I_{OUT(typ)}$ at OCP Inception: $V_{IN(min)}$ 139.2 A

$V_{IN(nom)}$ 136.5 A

$V_{IN(max)}$ 136.4 A

Step 3: Buck Inductances

Ch1 Recommended Inductance 0.57 μ H

Ch1 Inductance, L_{CH1} 1 μ H

Ch1 Inductor DCR 2 m Ω

ΔI_L as a % at $V_{IN(nom)}$ 27 %

Step 4: Output Capacitors

Output Voltage Ripple Spec 400 mV_{pk-pk}

Minimum Output Capacitance 2.2 μ F

Output Capacitance (derated), C_{OUT} 264 μ F

Maximum Permitted ESR 84 m Ω

Output Capacitor ESR 3 m Ω

Resulting Output Voltage Ripple (max) 14 mV_{pk-pk}

Output Capacitor RMS Current (max) 1.38 A (rms)

Step 5: Input Capacitors

Input Voltage Ripple Spec 2500 mV_{pk-pk}

Minimum Input Capacitance 10 μ F

Input Capacitance, C_{IN} 20.047 μ F

Maximum Permitted ESR 120.7 m Ω

Input Capacitor ESR 1 m Ω

Resulting Input Voltage Ripple (max) 119 mV_{pk-pk}

Input Capacitor RMS Current (max) 8.75 A (rms)

Step 6: Soft-start, Hiccup, Dither, DEMB, MODE

Soft-Start Time, t_{SS} 3 ms

Soft-Start Capacitance, C_{SS} 100 nF

Hiccup Fault Time, t_{HCC} 12 ms

RES Capacitance, C_{RES} 220 nF

DITHER Disabled

FPWM

*Tie DITH to VDDA

*Tie DEMB to VDDA

*Tie MODE to VDDA

Step 7: Compensation Design

Load Pole Frequency 3620 Hz

ESR Zero Frequency 201 kHz

Desired Crossover Frequency 60 kHz


Error Amp Pole Frequency 0.8 Hz

Upper Feedback Resistor 240 k Ω

Lower Feedback Resistor 10 k Ω

Compensation Components


	Calculated	Std Values	Std Values	Actual P/Z Frequencies
R_{C1}	12.4	12.4	5.1 k Ω	1 Hz (F_{PEA})
C_{C1}	2.1	2.2	3.3 nF	9.5 kHz (F_{ZCOMP})
C_{C2}	57	56	15 pF	1461 kHz (F_{PCOMP})




** For Single-Output Operation in 4-Phase Mode, tie both MODE pins to VDDA. Use FB1 of master IC to set VOUT. Connect FB2 of master IC to AGND. Connect FB2 of slave IC to VDDA to configure it as a slave **

** Slave controller (CNTRL2) not shown **

** Tie VCCX to GND if not used **



Bode Plot - 4 Ph


Bode Plot, $V_{IN} = V_{IN(nom)}$ 

** Specify Inductor Core Loss ** 0.3 W

Efficiency / Power Loss Analyzer

Step 8: Efficiency

Efficiency vs. IOUT - 4 Ph



Step 9: IC Power Loss

VCCX Connected ☐ IC Power Dissipation 0.57 W

IC Junction Temperature (estimate) 44.9 °C

External Schottky Diode (if applicable)

Schottky Fwd Voltage, V_{FWDsch} 0.46 V

Schottky Rev Recovery Charge, Q_{RRsch} 1.5 nC