



About

= Input Box

TERMS OF USE

## Step 1: Operating Specifications


Input Voltage - Min, $V_{IN(min)}$	10 V
Input Voltage - Nom, $V_{IN(nom)}$	13 V
Input Voltage - Max, $V_{IN(max)}$	15 V
Output Voltage, $V_{OUT}$	12 V
Full Load Output Current, $I_{OUT(max)}$	4 A
Switching Frequency	400 kHz
Frequency Set Resistor, $R_T$	61.9 kΩ

## Step 2: Filter Inductor

Recommended Filter Inductance	2.3 μH
Inductance, $L_F$	2.2 μH
Inductor DCR	17 mΩ
Pk-to-Pk Ripple Current at $V_{IN(min)}$ , $\Delta I_L$	2.0 A <sub>pk-pk</sub>
Pk-to-Pk Ripple Current at $V_{IN(nom)}$ , $\Delta I_L$	1.1 A <sub>pk-pk</sub>
Pk-to-Pk Ripple Current at $V_{IN(max)}$ , $\Delta I_L$	2.7 A <sub>pk-pk</sub>
$\Delta I_L$ as a % at $V_{IN(min)}$	40 %
$\Delta I_L$ as a % at $V_{IN(nom)}$	26 %
$\Delta I_L$ as a % at $V_{IN(max)}$	69 %

## Step 3: OCP, Sense Resistors, Slope Comp

Required $I_{OCP(MIN)}$ Setpoint at $V_{IN(nom)}$	5 A
Recommended Sense Resistance, $R_S$	18 mΩ
Peak Inductor Current, $I_{LPK}$	8.9 A
Power Loss in $R_S$ at Full Load (Min $V_{IN}$ )	0.08 W
Recommended SLOPE Capacitance, $C_{SLOPE}$	33 pF
SLOPE Capacitance, $C_{SLOPE}$	33 pF
$V_{IN(min)}$	6.5 A
IOUT(typ) at OCP Inception: $V_{IN(nom)}$	5.0 A
$V_{IN(max)}$	5.8 A
Required Const Current Loop Setpoint	N/A A
Output Leg Shunt Resistance, $R_{CS(out)}$	0 mΩ



## Step 4: Output Capacitor

Output Voltage Ripple Spec	120 mV <sub>pk-pk</sub>
Minimum Output Capacitance	22.0 μF
Output Capacitance, $C_{OUT}$	88 μF
Maximum Permitted ESR	25.0 mΩ
Output Capacitor ESR	4 mΩ
Resulting Output Voltage Ripple (max)	36 mV <sub>pk-pk</sub>
Output Capacitor RMS Current (max)	1.8 A (rms)

## Step 5: Input Capacitor


Input Voltage Ripple Spec	180 mV <sub>pk-pk</sub>
Minimum Input Capacitance	10.0 μF
Input Capacitance, $C_{IN}$	22 μF
Maximum Permitted ESR	20.2 mΩ
Input Capacitor ESR	4 mΩ
Resulting Input Voltage Ripple (max)	93 mV <sub>pk-pk</sub>
Input Capacitor RMS Current (max)	1.6 A (rms)

## Step 6: Soft-start, Dither, UVLO

Soft-Start Time, $t_{SS}$	8 ms
Soft-Start Capacitance, $C_{SS}$	47 nF
DITHER Disabled	
*Short DITH pin to GND	
Required Input Voltage UVLO On	5.5 V
Input Voltage UVLO Off	4.84 V
Upper UVLO Resistor, $R_{UV1}$	200 kΩ
Lower UVLO Resistor, $R_{UV2}$	52.3 kΩ

## Step 7: Compensation Design

Load Pole Frequency	2191 Hz
$C_{OUT}$ ESR Zero Frequency	452 kHz
Boost RHP Zero Frequency	1 kHz
Desired Crossover Frequency	50 ± kHz
Error Amp Pole Frequency	36 Hz
Upper Feedback Resistor, $R_{FB1}$	100 kΩ
Lower Feedback Resistor, $R_{FB2}$	7.15 kΩ



## Compensation Components


Calculated / Std Values	Selected	Actual P/Z Frequencies
$R_C$	29.4	22 kΩ
$C_{C1}$	0.2	0.22 nF
$C_{C2}$	0	0 pF

Min COMP Voltage 1.33V  
Max COMP Voltage 2.25V


## Efficiency / Power Loss Analyzer

### Step 8: Efficiency

<u>Buck-Leg Power MOSFETs (<math>Q_1, Q_2</math>) BSC0702LS</u>	
On-State Resistance, $R_{DS(on)}$	2.7 mΩ
Total Gate Charge, $Q_G$	24 nC
Gate-Drain Charge, $Q_{GD}$	8 nC
Gate-Source Charge, $Q_{GS}$	10 nC
Gate Resistance, $R_G$	1.3 Ω
Transconductance, $g_{FS}$	120 S
Gate-Source Threshold Voltage, $V_{TH}$	1.7 V
Body Diode Forward Voltage, $V_{BD}$	0.8 V
Body Diode Rev Recovery Charge, $Q_{RR}$	36 nC
Thermal Resistance, $\theta_{JA}$	50 °C/W



External Schottky Diode (if applicable)  
Buck Leg Schottky Fwd Voltage,  $V_{FWDsch}$  0.35 V  
Schottky Rev Recovery Charge,  $Q_{RRsch}$  0.6 nC



\*\* Tie MODE to VCC (or voltage > 2.4V) for CCM, GND for DCM \*\*

VIN = 10 V to 15 V, VOUT = 12 V, IOUT = 4 A, Fsw = 400 kHz, Current Limit = 5 A

### High Efficiency Synchronous Buck-Boost Regulator BOM

Count	Ref Des	Value	Description	Size	Part Number	MFR
2	C <sub>BOOT1</sub> , C <sub>BOOT2</sub>	0.1μF	Capacitor, Ceramic, 0.1-μF, 50V, X7R, 20%	0603	Std	Std
1	C <sub>C1</sub>	0.22nF	Capacitor, Ceramic, 0.22-nF, 16V, X7R, 10%	0603	Std	Std
1	C <sub>C2</sub>	0pF	Capacitor, Ceramic, 0-pF, 50V, NP0, 5%	0603	Std	Std
1	C <sub>CSLOPE</sub>	33pF	Capacitor, Ceramic, 33-pF, 50V, NP0, 5%	0603	Std	Std
1	C <sub>CS</sub>	100pF	Capacitor, Ceramic, 100-pF, 16V, X7R, 10%	0603	Std	Std
1	C <sub>DITH</sub>	39nF	Capacitor, Ceramic, 39-nF, 16V, X7R, 10%	0603	Std	Std
3	C <sub>IN</sub>	10μF	Capacitor, Ceramic, 10-μF, 50V, X7R, 20%	1210	Std	Std
4	C <sub>OUT</sub>	22μF	Capacitor, Ceramic, 22-μF, 25V, X5R, 20%	1210	Std	Std
1	C <sub>SS</sub>	47nF	Capacitor, Ceramic, 47-nF, 16V, X7R, 10%	0603	Std	Std
1	C <sub>VC</sub>	1μF	Capacitor, Ceramic, 1-μF, 25V, X7R, 20%	0603	Std	Std
1	C <sub>VIN</sub>	0.1μF	Capacitor, Ceramic, 0.1-μF, 100V, X7R, 20%	0603	Std	Std
3	D <sub>BOOT1</sub> , D <sub>BOOT2</sub> , D <sub>VIN</sub>	See description	Schottky Diode, 200mA	-	-	Various
1	L <sub>F</sub>	2.2μH	Inductor, 2.2μH, 17mΩ, >10A	-	-	Various
2	Q <sub>1</sub> , Q <sub>2</sub>	See description	MOSFET, N-CH, 60V, 2.7mΩ	Std	BSC0702LS	-
2	Q <sub>3</sub> , Q <sub>4</sub>	See description	MOSFET, N-CH, 60V, 5.8mΩ	Std	RU3040M2	-
1	R <sub>C1</sub>	22k	Resistor, Chip, 22-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>S</sub>	18m	Resistor, Chip, 18-mΩ, 2W, 1%	2512	Std	Std
1	R <sub>CS(out)</sub>	0m	Resistor, Chip, 0-mΩ, 2W, 1%	2512	Std	Std
1	R <sub>T</sub>	61.9k	Resistor, Chip, 61.9-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>FB1</sub>	100k	Resistor, Chip, 100-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>FB2</sub>	7.15k	Resistor, Chip, 7.15-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>PGOOD</sub>	20k	Resistor, Chip, 20-kΩ, 1/16W, 1%	0603	Std	Std
2	R <sub>CS</sub> , R <sub>CSG</sub>	100	Resistor, Chip, 100-Ω, 1/16W, 1%	0603	Std	Std
1	R <sub>UV1</sub>	200k	Resistor, Chip, 200-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>UV2</sub>	52.3k	Resistor, Chip, 52.3-kΩ, 1/16W, 1%	0603	Std	Std
1	R <sub>VIN</sub>	2.2	Resistor, Chip, 2.2-Ω, 1/16W, 1%	0603	Std	Std
1	U <sub>1</sub>	LM5175	IC, LM5175, Buck-Boost PWM Controller, 3.5V-42V Input	QFN-28 TSSOP-28	LM5175RHF LM5175PWP	TI

#### NOTES:

\*\* For information on TI NexFET™ MOSFETs, see \*\* <http://www.ti.com/nexfet> \*\*

\*\* Inductor saturation current should be higher than the peak inductor current at the OCP setpoint for all input voltages and operating temperatures \*\*

\*\* Effective input and output capacitances should be appropriately derated for applied voltage and temperature, particularly with ceramics \*\*