

Step 1: Operating Specifications

Input Voltage - Min, $V_{IN(min)}$	9 V
Input Voltage - Nom, $V_{IN(nom)}$	12 V
Input Voltage - Max, $V_{IN(max)}$	50 V
Output Voltage, V_{OUT}	20.5 V
Full Load Output Current, $I_{OUT(max)}$	6 A
Switching Frequency	120 kHz
Frequency Set Resistor, R_T	249 k Ω

Step 2: Filter Inductor


Recommended Filter Inductance	10.8 μ H
Inductance, L_F	10 μH
Inductor DCR	1.9 mΩ
Pk-to-Pk Ripple Current at $V_{IN(min)}$, ΔI_{L1}	4.2 A _{pk-pk}
Pk-to-Pk Ripple Current at $V_{IN(nom)}$, ΔI_{L2}	4.2 A _{pk-pk}
Pk-to-Pk Ripple Current at $V_{IN(max)}$, ΔI_{L3}	10.1 A _{pk-pk}
ΔI_L as a % at $V_{IN(min)}$	29 %
ΔI_L as a % at $V_{IN(nom)}$	39 %
ΔI_L as a % at $V_{IN(max)}$	168 %

Step 3: OCP, Sense Resistors, Slope Comp

Peak Current Limit Margin	20 %
Recommended Sense Resistance	1.9 m Ω
Sense Resistance, R_S	1.8 mΩ
Peak Inductor Over Current Limit, $I_{LPK,Limit}$	32.5 A
Max Peak Inductor Current, $I_{LPK,Max}$	16.5 A
Power Loss in R_S at over current limit	0.78 W
Recommended SLOPE Resistor	280 kΩ
SLOPE Resistor, R_{SLOPE}	280 kΩ
$V_{IN(min)}$	11.2 A
$I_{OUT(typ)}$ at OCP Inception: $V_{IN(nom)}$	15.0 A
$V_{IN(max)}$	22.7 A

Step 4: Output Capacitor

Output Voltage Ripple Spec	150 mV_{pk-pk}
Minimum Output Capacitance	187.7 μ F
Output Capacitance, C_{OUT}	250 μF
Maximum Permitted ESR	6.2 m Ω
Output Capacitor ESR	6 mΩ
Resulting Output Voltage Ripple (max)	149 mV _{pk-pk}
Output Capacitor RMS Current (max)	6.8 A (rms)



Step 5: Input Capacitor

Input Voltage Ripple Spec	180 mV _{pk-pk}
Minimum Input Capacitance	69.4 μ F
Input Capacitance, C _{IN}	300 μ F
Maximum Permitted ESR	12.5 m Ω
Input Capacitor ESR	10 m Ω
Resulting Input Voltage Ripple (max)	152 mV _{pk-pk}
Input Capacitor RMS Current (max)	3.0 A (rms)

Step 6: Soft-start, UVLO, CFG

recommended Soft-Start Time, t _{SS} for I _{SCP(MIN)}	0.4 ms		
Soft-Start Time, t _{SS}	3 ms		
Soft-Start Capacitance, C _{SS}	33 nF		
DRSS: off	HICCUP: off	uSleep: on	ILIMIT: positive
Configuration Setting	13		
Configuration Resistor on CFG: R _{CFG}	20.5 k Ω		
Required Input Voltage UVLO On	9 V		
Input Voltage UVLO Off	8.5 V		
Upper UVLO Resistor, R _{UV1}	100 k Ω		
Lower UVLO Resistor, R _{UV2}	15.8 k Ω		
Current Monitor/Limiter			
Average Current Limit	6 A		
Current Sense Shunt Resistance, R _{CS(out/in)}	8 m Ω		
SYNC pin during startup	High		
IMONOUT Filter, C _{IMON}	3 nF		
IMONOUT Filter, R _{IMON}	1 k Ω		


Step 7: Compensation Design

Load Pole Frequency	373 Hz
C _{OUT} ESR Zero Frequency	106 kHz
Boost RHP Zero Frequency @ V _{IN(MIN)}	10 kHz
Boost RHP Zero Frequency @ V _{IN(NOM)}	19 kHz
Desired Crossover Frequency	3 kHz
Error Amp Pole Frequency	0 Hz
Upper Feedback Resistor, R _{FBT}	71.5 k Ω
Lower Feedback Resistor, R _{FBB}	3.65 k Ω

Compensation Components

	Calculated / Std Values	Selected	Actual P/Z Frequencies
R _C	4.9 / 4.87	4.87 k Ω	0 Hz (F _{PEA})
C _{C1}	58.1 / 56	56 nF	0.6 kHz (F _{ZCOMP})
C _{C2}	1076 / 1000	1000 pF	32 kHz (F _{PCOMP})

Efficiency / Power Loss Analyzer



Step 8: Efficiency

Buck-Leg Power MOSFETs (Q₁, Q₂) SQJ422EP

	Hi-side	Low-side
On-State Resistance, R _{DS(on)}	1.5	1.5
Total Gate Charge, Q _G	100	100
Gate-Drain Charge, Q _{GD}	10	10
Gate-Source Charge, Q _{GS}	15	15
Gate Resistance, R _G	1	1
Transconductance, g _{FS}	140	140
Gate-Source Threshold Voltage, V _{TH}	2.5	2.5
Body Diode Forward Voltage, V _{BD}	1	1
Body Diode Rev Recovery Charge, Q _{RR}		120
Thermal Resistance, θ _{JA}	20	20

Boost-Leg Power MOSFETs (Q₃, Q₄) SQJ422EP

	Hi-side	Low-side
On-State Resistance, R _{DS(on)}	1.5	1.5
Total Gate Charge, Q _G	100	100
Gate-Drain Charge, Q _{GD}	10	10
Gate-Source Charge, Q _{GS}	15	15
Gate Resistance, R _G	1	1
Transconductance, g _{FS}	140	140
Gate-Source Threshold Voltage, V _{TH}	2.5	2.5
Body Diode Forward Voltage, V _{BD}	1	1
Body Diode Rev Recovery Charge, Q _{RR}	120	
Thermal Resistance, θ _{JA}	20	20

External Schottky Diode (if applicable)

	Buck Leg	Boost Leg
Schottky Fwd Voltage, V _{FWDsch}	0	0
Schottky Rev Recovery Charge, Q _{RRsch}	0	0

