



Table 7-4. ADDR/Slope Pin (R2D-CH1) Configuration Overview

#	R _{CFG} / kΩ	I2C/ADDR	Slope Compensation (M _{SLO})
1	GND	I2C ENABLED Address 0x6A	Default NVM setting 0.875
2	0.511		0.25
3	1.15		0.375
4	1.9		0.5
5	2.7		0.625
6	3.8		0.75
7	5.1		0.875
8	6.5		1
9	8.3	I2C DISABLED	1
10	10.5		1.5
11	13.3		2
12	16.2		3
13	20.5		3.5
14	24.9		4
15	30.1		4.5
16	VCC2	I2C ENABLED Address 0x6B	Default NVM setting 0.875

Table 7-5. CFG2 Pin (R2D-CH2) Configuration Overview

#	R _{CFG} / kΩ	EN_SYNC_OUT	SYNC_IN_FALLING	VDET_EN	PCM_EN
1	0	DISABLED			
2	0.511	ENABLED	DISABLED		
3	1.15	DISABLED		DISABLED	
4	1.9	ENABLED	ENABLED		DISABLE
5	2.7	DISABLED			
6	3.8	ENABLED	DISABLED		
7	5.1	DISABLED		ENABLED	
8	6.5	ENABLED	ENABLED		
9	8.3	DISABLED	DISABLED		
10	10.5	ENABLED	DISABLED	ENABLED	
11	13.3	DISABLED			
12	16.2	ENABLED	ENABLED		
13	20.5	DISABLED			ENABLED (30%)
14	24.9	DISABLED			
15	30.1	DISABLED	ENABLED		
16	36.5	ENABLED			

Table 7-6. CFG3 Pin (R2D-CH3) Configuration Overview

#	R _{CFG} / kΩ	EN_VDET	INC_INDUCT_DE-RATE	EM_CONST_TDEAD	SCALE_DT
1	0	DISABLED			
2	0.511	ENABLED	DISABLED (30%)		
3	1.15	DISABLED		DISABLED	
4	1.9	ENABLED	ENABLED (40%)		
5	2.7	ENABLED			DISABLE
6	3.8	ENABLED	DISABLED (30%)		
7	5.1	DISABLED		ENABLED	
8	6.5	ENABLED	ENABLED (40%)		
9	8.3	DISABLED			
10	10.5	ENABLED	DISABLED (36%)		
11	13.3	DISABLED		DISABLED	
12	16.2	ENABLED	ENABLED (40%)		
13	20.5	ENABLED			ENABLED
14	24.9	ENABLED	DISABLED (30%)		
15	30.1	DISABLED	ENABLED (40%)	ENABLED	
16	36.5	ENABLED			

Table 7-7. CFG4 Pin (R2D-CH4) Configuration Overview

#	R _{CFG} / kΩ	DRSS	SCP - Hiccup Mode	Negative Current Limit	Current Limit
1	0	DISABLED			
2	0.511	ENABLED	DISABLED		
3	1.15	ENABLED		DISABLED	
4	1.9	ENABLED	ENABLED		
5	2.7	DISABLED			DISABLE
6	3.8	ENABLED	DISABLED		
7	5.1	DISABLED		ENABLED	
8	6.5	ENABLED	ENABLED		
9	8.3	DISABLED			
10	10.5	ENABLED	DISABLED		
11	13.3	DISABLED		DISABLED	
12	16.2	ENABLED	ENABLED		ENABLED
13	20.5	DISABLED			
14	24.9	ENABLED	DISABLED		
15	30.1	DISABLED		ENABLED	
16	36.5	ENABLED	ENABLED		