

7.4 Thermal Information

The value of $R_{\theta JA}$ given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, with a 2-layer PCB, a $R_{\theta JA} = 80^{\circ}\text{C/W}$ can be achieved. For design information, see Maximum Output Current Versus Ambient Temperature.

THERMAL METRIC ⁽¹⁾		DDC (SOT-23-6)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.8	$^{\circ}\text{C/W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	52.4	$^{\circ}\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	23.3	$^{\circ}\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	9.3	$^{\circ}\text{C/W}$
Ψ_{JB}	Junction-to-board characterization parameter	23.0	$^{\circ}\text{C/W}$

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Limits apply over operating junction temperature (T_J) range of -40°C to $+150^{\circ}\text{C}$, unless otherwise stated. Minimum and maximum limits⁽¹⁾ are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 4.5\text{ V}$ to 36 V .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _{Q(VIN)}	VIN quiescent current (non-switching) ⁽²⁾	V _{EN} = 3 V, PFM variant only		40	65	μA
I _{SD(VIN)}	VIN shutdown supply current	V _{EN} = 0 V		3	15	μA
UVLO						
VIN _{UVLO(R)}	VIN UVLO rising threshold	V _{IN} rising		3.89	4.5	V
VIN _{UVLO(F)}	VIN UVLO falling threshold	V _{IN} falling	3.35	3.58		V
VIN _{UVLO(H)}	VIN UVLO hysteresis			0.3		V
ENABLE						
V _{EN(R)}	EN voltage rising threshold	EN rising, enable switching	1.1	1.227	1.36	V
V _{EN(F)}	EN voltage falling threshold	EN falling, disable switching	0.95	1.08	1.22	V
I _{EN(P2)}	EN pin sourcing current post EN rising threshold	V _{EN} = 3 V		10	200	nA
REFERENCE VOLTAGE						
V _{fb}	Reference voltage		0.591	0.6	0.609	V
I _{FB(LKG)}	FB input leakage current	V _{FB} = 1.2 V		0.8	50	nA
SWITCHING FREQUENCY						
f _{SW1(CCM)}	Switching frequency, CCM operation	500-kHz trim option	450	500	560	kHz
f _{SW2(CCM)}	Switching frequency, CCM operation	1.1-MHz trim option	0.95	1.1	1.25	MHz
STARTUP						
t _{SS}	Internal fixed soft-start time		3.2	4.0	5.4	ms
POWER STAGE						
R _{DS(on)(HS)}	High-side MOSFET on-resistance	T _J = 25°C		0.12		Ω
R _{DS(on)(LS)}	Low-side MOSFET on-resistance	T _J = 25°C		0.07		Ω
t _{ON(min)}	Minimum ON pulse width	V _{IN} = 12 V, I _{OUT} = 2 A		70		ns
t _{ON(max)}	Maximum ON pulse width	V _{IN} = 12 V, I _{OUT} = 2 A		6.76		μs
t _{OFF(min)}	Minimum OFF pulse width	V _{IN} = 4.5 V		150		ns
OVERCURRENT PROTECTION						
I _{HS_PK(OC)}	High-side peak current limit ⁽³⁾	LM51420	2.7	3.5	5.1	A