








MPU DDR SECTION



<OrgName>		
Title <Title>		
Size A3	Document Number <Doc>	Rev 0.1
Date:	Tuesday, June 06, 2023	Sheet 1 of 11


DDR (MPU) INTERFACE SECTION




<OrgName>		
Title <Title>		
Size A3	Document Number <Doc>	Rev 0.1
Date:	Tuesday, June 06, 2023	Sheet 2 of 11

MPU SATA AND SD CARD SECTION




ETHERNET SECTION





SD CARD INTERFACE



SATA INTERFACE





RS 232 CONNECTOR






<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	0.1
Date:	Tuesday, June 06, 2023	Sheet 3 of 11

MPU CLOCK AND USB 3.0 SECTION




<OrgName>		
Title <Title>		
Size A3	Document Number <Doc>	Rev 0.1
Date:	Tuesday, June 06, 2023	Sheet 5 of 11

MPU GPMC AND RESET SECTION








SYSBOOT[5:4]	SYSBOOT[3:0]	DEVICES
PERIPHERAL PREFERRED BOOTING		
00	0000	USB
00	0001	USB
00	0010	USB
00	0011	USB
00	0100	USB
00	0101	SD
00	0110	SD
00	0111	SD
00	1010	SD
RECOVERY/UPGRADE OR DEVELOPMENT BOOTING		
01	0000	USB
01	0011	UART
01	0100	SD
01	0101	SD
01	0101	SD
01	0111	SD
01	1000	SD
01	1001	SD
01	1010	SD
01	1011	SD
MEMORY PREFERRED BOOTING		
10	0010	SD
10	0011	SATA
10	0110	QSPI
PRODUCTION BOOTING		
11	0000	SD
11	0100	SATA
11	0110	QSPI



<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	0.1
Date:	Tuesday, June 06, 2023	Sheet 6 of 11


MPU QSPI, I2C & JTAG SECTION



<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	0.1
Date:	Tuesday, June 06, 2023	Sheet 7 of 11

MPU - POWER & GROUND SECTION
















VDD_CORE : 1.15V
 VDD_MPU : 1.15V
 VDD_GPU : 1.06V
 VDD_DSPEVE : 1.06V
 VDD_IVA : 1.06V
 VSDMMC : 3.3V



Component	Value	Location
CAP_VDDRAM_DSPEVE1	1uF	J10 C126
CAP_VDDRAM_DSPEVE2	1uF	J9 C125
CAP_VBBLDO_MPU	16V	J16 C420
CAP_VDDRAM_CORE2	1uF	J19 C422
CAP_VBBLDO_DSPEVE	16V	K9 C127
CAP_VDDRAM_MPU1	1uF	K16 C419
CAP_VDDRAM_MPU2	16V	K19 C421
CAP_VDDRAM_CORE1	1uF	L9 C129
CAP_VDDRAM_CORE4	16V	P19 C418
CAP_VBBLDO_IVA	1uF	R20 C83
CAP_VDDRAM_IVA	16V	T20 C407
CAP_VDDRAM_GPU	1uF	Y13 C82
CAP_VBBLDO_GPU	16V	Y14 C408
CAP_VDDRAM_CORE3	1uF	Y15 C77
CAP_VDDRAM_CORE5	16V	Y16 C405


<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	0.1
Date:	Tuesday, June 06, 2023	Sheet 8 of 11

MPU DECAPS, FILTERS AND REGULATORS SECTION




<OrgName>		
Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	0.1
Date:	Tuesday, June 06, 2023	Sheet 9 of 11

PMIC LDO SECTION



<OrgName>		
Title <Title>		
Size A3	Document Number <Doc>	Rev 0.1
Date:	Tuesday, June 06, 2023	Sheet 10 of 11

PMIC SMPS SECTION



<OrgName>		
Title <Title>		
Size A3	Document Number <Doc>	Rev 0.1
Date:	Tuesday, June 06, 2023	Sheet 11 of 11